On the public citation graph
Verification of the Futurebus+ cache coherence protocol
0 signed · 155 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-11494-7_22openalex-snapshot
Specification and verification of concurrent systems in CESAR
inferredcites →https://doi.org/10.1007/978-1-4471-3534-0openalex-snapshot
Specification and Verification of Concurrent Systems
inferredcites →https://doi.org/10.1007/bf00289062openalex-snapshot
The ?Hoare logic? of concurrent programs
inferredcites →https://doi.org/10.1016/0304-3975(81)90110-9openalex-snapshot
The temporal semantics of concurrent programs
inferredcites →https://doi.org/10.1016/0890-5401(92)90017-aopenalex-snapshot
Symbolic model checking: 1020 States and beyond
inferredcites →https://doi.org/10.1109/tc.1986.1676819openalex-snapshot
Graph-Based Algorithms for Boolean Function Manipulation
inferredcites →https://doi.org/10.1145/123186.123223openalex-snapshot
Sequential circuit verification using symbolic model checking
inferredcites →https://doi.org/10.1145/127601.127702openalex-snapshot
Representing circuits more efficiently in symbolic model checking
inferredcites →https://doi.org/10.1145/5397.5399openalex-snapshot
Automatic verification of finite-state concurrent systems using temporal logic specifications
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9780470611012.ch3openalex-snapshot
An Introduction to Model Checking
inferred← citeshttps://doi.org/10.1007/0-306-48088-3_5openalex-snapshot
A Tutorial Introduction to Symbolic Model Checking
inferred← citeshttps://doi.org/10.1007/3-540-39953-4_13openalex-snapshot
Model Checking Generic Container Implementations
inferred← citeshttps://doi.org/10.1007/3-540-45510-8_1openalex-snapshot
Model Checking: A Tutorial Overview
inferred← citeshttps://doi.org/10.1007/3-540-46002-0_19openalex-snapshot
Exploring Very Large State Spaces Using Genetic Algorithms
inferred← citeshttps://doi.org/10.1007/3-540-46674-6_20openalex-snapshot
Faster Model Checking for Open Systems
inferred← citeshttps://doi.org/10.1007/3-540-48119-2_17openalex-snapshot
Symbolic Model Checking with Fewer Fixpoint Computations
inferred← citeshttps://doi.org/10.1007/3-540-48153-2_14openalex-snapshot
Abstract BDDs: A Technique for Using Abstraction in Model Checking
inferred← citeshttps://doi.org/10.1007/3-540-48256-3_17openalex-snapshot
A HOL Conversion for Translating Linear Time Temporal Logic to ω-Automata
inferred← citeshttps://doi.org/10.1007/3-540-48683-6_27openalex-snapshot
Verifying Sequential Consistency on Shared-Memory Multiprocessor Systems
inferred← citeshttps://doi.org/10.1007/3-540-48683-6_8openalex-snapshot
Verifying Safety Properties of a PowerPC− Microprocessor Using Symbolic Model Checking without BDDs
inferred← citeshttps://doi.org/10.1007/3-540-49213-5_4openalex-snapshot
Compositional Reasoning in Model Checking
inferred← citeshttps://doi.org/10.1007/3-540-49519-3_17openalex-snapshot
Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem
inferred← citeshttps://doi.org/10.1007/3-540-56922-7_3openalex-snapshot
Parametric circuit representation using inductive Boolean functions
inferred← citeshttps://doi.org/10.1007/3-540-56922-7_37openalex-snapshot
Exploiting symmetry in temporal logic model checking
inferred← citeshttps://doi.org/10.1007/3-540-58043-3_19openalex-snapshot
Verification tools for finite-state concurrent systems
inferred← citeshttps://doi.org/10.1007/3-540-58179-0_58openalex-snapshot
On the automatic computation of network invariants
inferred← citeshttps://doi.org/10.1007/3-540-58179-0_63openalex-snapshot
Efficient model checking by automated ordering of transition relation partitions
inferred← citeshttps://doi.org/10.1007/3-540-58179-0_72openalex-snapshot
Another look at LTL model checking
inferred← citeshttps://doi.org/10.1007/3-540-60045-0_63openalex-snapshot
Using formal verification/analysis methods on the critical path in system design: A case study
inferred← citeshttps://doi.org/10.1007/3-540-60973-3_100openalex-snapshot
Automatic verification of a hydroelectric power plant
inferred← citeshttps://doi.org/10.1007/3-540-61474-5_68openalex-snapshot
A platform for combining deductive with algorithmic verification
inferred← citeshttps://doi.org/10.1007/3-540-61474-5_83openalex-snapshot
Automatic translation of natural language system specifications into temporal logic
inferred← citeshttps://doi.org/10.1007/3-540-62034-6_36openalex-snapshot
Mechanized formal methods: Progress and prospects
inferred← citeshttps://doi.org/10.1007/3-540-63010-4_5openalex-snapshot
The verus language: Representing time efficiently with BDDs
inferred← citeshttps://doi.org/10.1007/3-540-63166-6_41openalex-snapshot
Symbolic model checking with rich assertional languages
inferred← citeshttps://doi.org/10.1007/3-540-63166-6_50openalex-snapshot
μcke — Efficient μ-calculus model checking
inferred← citeshttps://doi.org/10.1007/3-540-63166-6_52openalex-snapshot
VeriSoft: A tool for the automatic analysis of concurrent reactive software
inferred← citeshttps://doi.org/10.1007/978-0-387-35064-6_15openalex-snapshot
A formal proof of absence of deadlock for any acyclic network of PCI buses
inferred← citeshttps://doi.org/10.1007/978-0-387-35064-6_4openalex-snapshot
CTL and Equivalent Sublanguages of CTL
inferred← citeshttps://doi.org/10.1007/978-0-387-35190-2_4openalex-snapshot
Formal Modeling and Validation Applied to a Commercial Coherent Bus: A Case Study
inferred← citeshttps://doi.org/10.1007/978-0-387-35533-7_11openalex-snapshot
Verification of Consistency Protocols Via Infinite-State Symbolic Model Checking
inferred← citeshttps://doi.org/10.1007/978-1-4419-8987-1_3openalex-snapshot
Dynamic Verification of Cache Coherence Protocols
inferred← citeshttps://doi.org/10.1007/978-1-4471-0921-1_1openalex-snapshot
Formal Methods and their Role in the Certification of Critical Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-05063-4_5openalex-snapshot
Verifying CTL with Unfoldings of Petri Nets
inferred← citeshttps://doi.org/10.1007/978-3-030-25543-5_16openalex-snapshot
Gradual Consistency Checking
inferred← citeshttps://doi.org/10.1007/978-3-030-59152-6_20openalex-snapshot
Boosting Sequential Consistency Checking Using Saturation
inferred← citeshttps://doi.org/10.1007/978-3-030-60910-8_5openalex-snapshot
Evaluation and Validation
inferred← citeshttps://doi.org/10.1007/978-3-319-24369-6_11openalex-snapshot
Verification of ArchiMate Behavioral Elements by Model Checking
inferred← citeshttps://doi.org/10.1007/978-3-319-30528-8_11openalex-snapshot
Evaluating Efficiency of ArchiMate Business Processes Verification with NuSMV
inferred← citeshttps://doi.org/10.1007/978-3-319-96142-2_27openalex-snapshot
Symbolic Liveness Analysis of Real-World Software
inferred← citeshttps://doi.org/10.1007/978-3-540-30482-1_15openalex-snapshot
A Knowledge Based Analysis of Cache Coherence
inferred← citeshttps://doi.org/10.1007/978-3-540-69850-0_1openalex-snapshot
The Birth of Model Checking
inferred← citeshttps://doi.org/10.1007/978-3-642-10373-5_26openalex-snapshot
Proof Assisted Model Checking for B
inferred← citeshttps://doi.org/10.1007/978-3-642-33386-6_1openalex-snapshot
Verification of Computer Switching Networks: An Overview
inferred← citeshttps://doi.org/10.1007/978-3-642-41010-9_8openalex-snapshot
Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip
inferred← citeshttps://doi.org/10.1007/978-3-662-04558-9_12openalex-snapshot
SMV — Symbolic Model Checking
inferred← citeshttps://doi.org/10.1007/978-94-007-0257-8_5openalex-snapshot
Evaluation and Validation
inferred← citeshttps://doi.org/10.1007/978-981-15-3415-7_10openalex-snapshot
Exploring Computation Tree Logic with Past-Time Operator Model Checking Using DNA Computing
inferred← citeshttps://doi.org/10.1007/bfb0028563openalex-snapshot
Complexity of problems on graphs represented as OBDDs
inferred← citeshttps://doi.org/10.1007/bfb0031816openalex-snapshot
ACL2 theorems about commercial microprocessors
inferred← citeshttps://doi.org/10.1007/bfb0035397openalex-snapshot
Automatic synthesis of specifications from the dynamic observation of reactive programs
inferred← citeshttps://doi.org/10.1007/bfb0054162openalex-snapshot
Modular model checking of software
inferred← citeshttps://doi.org/10.1007/bfb0054172openalex-snapshot
Detecting races in relay ladder logic programs
inferred← citeshttps://doi.org/10.1007/pl00013291openalex-snapshot
Symbolic Approaches to Probability Distributions in Process Algebra
inferred← citeshttps://doi.org/10.1007/s001650050055openalex-snapshot
Cache Coherency in SCI: Specification and a Sketch of Correctness
inferred← citeshttps://doi.org/10.1007/s10009-002-0081-6openalex-snapshot
Proof engineering in the large: formal verification of Pentium�4 floating-point divider
inferred← citeshttps://doi.org/10.1007/s10009-004-0141-1openalex-snapshot
Exploring very large state spaces using genetic algorithms
inferred← citeshttps://doi.org/10.1007/s100090100044openalex-snapshot
System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation
inferred← citeshttps://doi.org/10.1007/s10703-005-1489-xopenalex-snapshot
Software Model Checking: The VeriSoft Approach
inferred← citeshttps://doi.org/10.1007/s11219-017-9385-3openalex-snapshot
A systematic survey on automated concurrency bug detection, exposing, avoidance, and fixing techniques
inferred← citeshttps://doi.org/10.1016/b978-0-12-373892-9.00010-4openalex-snapshot
Verification and Security Issues in On-Chip Communication Architecture Design
inferred← citeshttps://doi.org/10.1016/j.ic.2019.02.003openalex-snapshot
Sublogics of a branching time logic of robustness
inferred← citeshttps://doi.org/10.1016/j.jsc.2008.11.006openalex-snapshot
An invariant-based approach to the verification of asynchronous parameterized networks
inferred← citeshttps://doi.org/10.1016/s0167-6423(96)00030-5openalex-snapshot
Symbolic techniques for formally verifying industrial systems
inferred← citeshttps://doi.org/10.1016/s0928-4869(00)00029-xopenalex-snapshot
Getting Demos models right. (I). Practice
inferred← citeshttps://doi.org/10.1016/s1567-8326(02)00035-8openalex-snapshot
Syntax-directed model checking of sequential programs
inferred← citeshttps://doi.org/10.1016/s1571-0661(04)00188-4openalex-snapshot
Verifying a Network Invariant for All Configurations of the Futurebus+ Cache Coherence Protocol
inferred← citeshttps://doi.org/10.1023/a:1008615614281openalex-snapshot
Another Look at LTL Model Checking
inferred← citeshttps://doi.org/10.1023/a:1008729625855openalex-snapshot
Formalization and Analysis of a Solution to the PCI 2.1 Bus Transaction Ordering Problem
inferred← citeshttps://doi.org/10.1023/a:1020883625495openalex-snapshot
Lightweight Reasoning about Program Correctness
inferred← citeshttps://doi.org/10.1023/a:1020887910943openalex-snapshot
Model Checking Techniqes for the Analysis of Reactive Systems
inferred← citeshttps://doi.org/10.1023/a:1026276129010openalex-snapshot
Constraint-Based Verification of Parameterized Cache Coherence Protocols
inferred← citeshttps://doi.org/10.1080/00207720500438472openalex-snapshot
Kripke modelling approaches of a multiple robots system with minimalist communication: A formal approach of choice
inferred← citeshttps://doi.org/10.1109/32.935856openalex-snapshot
Automatic analysis of consistency between requirements and designs
inferred← citeshttps://doi.org/10.1109/43.875327openalex-snapshot
Automatic checking of aggregation abstractions through state enumeration
inferred← citeshttps://doi.org/10.1109/71.406955openalex-snapshot
A new approach for the verification of cache coherence protocols
inferred← citeshttps://doi.org/10.1109/asic.1999.806467openalex-snapshot
Verifying IP-core based system-on-chip designs
inferred← citeshttps://doi.org/10.1109/aspdac.1995.486382openalex-snapshot
A prover for VHDL-based hardware design
inferred← citeshttps://doi.org/10.1109/aspdac.1998.669449openalex-snapshot
Model checking: its basics and reality
inferred← citeshttps://doi.org/10.1109/async58294.2023.10239640openalex-snapshot
Verification-Driven Design for Asynchronous VLSI
inferred← citeshttps://doi.org/10.1109/ats.1994.367217openalex-snapshot
Time-space modal model checking towards verification of bit-slice architecture
inferred← citeshttps://doi.org/10.1109/cmpass.1995.521903openalex-snapshot
An Estelle-NPN based system for protocol verification
inferred← citeshttps://doi.org/10.1109/cmpass.1996.507881openalex-snapshot
A correctness proof of a cache coherence protocol
inferred← citeshttps://doi.org/10.1109/compsac.2013.129openalex-snapshot
Building a Body of Knowledge on Model Checking for Software Development
inferred← citeshttps://doi.org/10.1109/compsac.2018.00130openalex-snapshot
A New Approach for the Verification of BPMN Models Using Refinement Patterns
inferred← citeshttps://doi.org/10.1109/dac.1996.545656openalex-snapshot
RuleBase: an industry-oriented formal verification tool
inferred← citeshttps://doi.org/10.1109/dac.1996.545658openalex-snapshot
Integrating formal verification methods with a conventional project design flow
inferred← citeshttps://doi.org/10.1109/dac.1997.597139openalex-snapshot
Formal Verification Of FIRE: A Case Study
inferred← citeshttps://doi.org/10.1109/ems.2013.102openalex-snapshot
A Probabilistic Model Checking Approach to Analysing Reliability, Availability, and Maintainability of a Single Satellite System
inferred← citeshttps://doi.org/10.1109/ftcs.1998.689498openalex-snapshot
Verification of a safety-critical railway interlocking system with real-time constraints
inferred← citeshttps://doi.org/10.1109/hldvt.2001.972815openalex-snapshot
Proving sequential consistency by model checking
inferred← citeshttps://doi.org/10.1109/hpca.2017.40openalex-snapshot
Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence
inferred← citeshttps://doi.org/10.1109/icccn.1997.623308openalex-snapshot
Automated formal verification of protocols
inferred← citeshttps://doi.org/10.1109/iccd.1995.528793openalex-snapshot
Verifying the performance of the PCI local bus using symbolic techniques
inferred← citeshttps://doi.org/10.1109/iccd.1997.628906openalex-snapshot
Formal verification of the HAL S1 System cache coherence protocol
inferred← citeshttps://doi.org/10.1109/icfem.1997.630421openalex-snapshot
Systematic formal verification of interpreters
inferred← citeshttps://doi.org/10.1109/icm.1998.825578openalex-snapshot
Cache coherence protocol verification of a multiprocessor system with shared memory
inferred← citeshttps://doi.org/10.1109/icnsc.2019.8743244openalex-snapshot
BUCKER 2.0: An Unfolding Based Checker for CTL
inferred← citeshttps://doi.org/10.1109/icre.1994.292395openalex-snapshot
Using formal methods for requirements specification of a proposed POSIX standard
inferred← citeshttps://doi.org/10.1109/jva60410.2023.00018openalex-snapshot
Research Directions in Decision Diagram Technology
inferred← citeshttps://doi.org/10.1109/lics.1995.523273openalex-snapshot
Efficient on-the-fly model checking for CTL
inferred← citeshttps://doi.org/10.1109/micro.2010.11openalex-snapshot
Fractal Coherence: Scalably Verifiable Cache Coherence
inferred← citeshttps://doi.org/10.1109/robot.1996.503829openalex-snapshot
Deadlock prevention in flexible manufacturing systems using symbolic model checking
inferred← citeshttps://doi.org/10.1109/tac.2013.2241472openalex-snapshot
Optimization of Lyapunov Invariants in Verification of Software Systems
inferred← citeshttps://doi.org/10.1109/tc.2017.2786723openalex-snapshot
A Compositional Approach for Verifying Protocols Running on On-Chip Networks
inferred← citeshttps://doi.org/10.1109/tpds.2003.1225053openalex-snapshot
Verifying sequential consistency on shared-memory multiprocessors by model checking
inferred← citeshttps://doi.org/10.1109/wift.1995.515482openalex-snapshot
Timing analysis of industrial real-time systems
inferred← citeshttps://doi.org/10.1109/wift.1995.515484openalex-snapshot
Formal validation of virtual finite state machines
inferred← citeshttps://doi.org/10.1145/1086228.1086294openalex-snapshot
Model-based analysis of distributed real-time embedded system composition
inferred← citeshttps://doi.org/10.1145/1176887.1176923openalex-snapshot
Analysis of the zeroconf protocol using UPPAAL
inferred← citeshttps://doi.org/10.1145/196244.196377openalex-snapshot
New techniques for efficient verification with implicitly conjoined BDDs
inferred← citeshttps://doi.org/10.1145/240518.240644openalex-snapshot
Integrating formal verification methods with a conventional project design flow
inferred← citeshttps://doi.org/10.1145/242223.242252openalex-snapshot
Strategic directions in concurrency research
inferred← citeshttps://doi.org/10.1145/2527269.2527288openalex-snapshot
Bounded model checking of high-integrity software
inferred← citeshttps://doi.org/10.1145/2591062.2591183openalex-snapshot
A systematic approach to transforming system requirements into model checking specifications
inferred← citeshttps://doi.org/10.1145/2658982.2527288openalex-snapshot
Bounded model checking of high-integrity software
inferred← citeshttps://doi.org/10.1145/290274.290303openalex-snapshot
A denotational semantics for a process-based simulation language
inferred← citeshttps://doi.org/10.1145/3061640.3061652openalex-snapshot
Automatic Synthesis of Distributed Protocols
inferred← citeshttps://doi.org/10.1145/581339.581393openalex-snapshot
Software model checking in practice
inferred← citeshttps://doi.org/10.1155/1995/74543openalex-snapshot
Decomposition of Sequential Behavior UsingInterface Specification and Complementation
inferred← citeshttps://doi.org/10.1177/00375497241264815openalex-snapshot
Serial and parallel algorithms for short time horizon multi-attribute queries on stochastic multi-agent systems
inferred← citeshttps://doi.org/10.1184/r1/6575549openalex-snapshot
Model-Based Verification -- Scope, Formalism, and Perspective Guidelines
inferred← citeshttps://doi.org/10.1184/r1/6575570openalex-snapshot
Model-Based Verification: Abstraction Guidelines
inferred← citeshttps://doi.org/10.1184/r1/6575612openalex-snapshot
Model-Based Verification: Claim Creation Guidelines
inferred← citeshttps://doi.org/10.1371/journal.pone.0090109openalex-snapshot
A Formal Algorithm for Verifying the Validity of Clustering Results Based on Model Checking
inferred← citeshttps://doi.org/10.15439/2015f44openalex-snapshot
Efficiency of formal verification of ArchiMate business processes with NuSMV model checker
inferred← citeshttps://doi.org/10.21236/ada354756openalex-snapshot
Model-Based Verification: A Technology for Dependable System Upgrade
inferred← citeshttps://doi.org/10.21236/ada399228openalex-snapshot
Model-Based Verification: Guidelines for Generating Expected Properties
inferred← citeshttps://doi.org/10.25911/5d78d9f7865dbopenalex-snapshot
Arrows for knowledge-based circuits
inferred← citeshttps://doi.org/10.3390/app12042016openalex-snapshot
An Introduction to Quantum Model Checking
inferred← citeshttps://doi.org/10.4018/ijismd.2016070101openalex-snapshot
First Steps Towards a Wise Development Environment for Behavioral Models
inferred← citeshttps://doi.org/10.5220/0005811806000612openalex-snapshot
An Initial Wise Development Environment for Behavioral Models
inferred← citeshttps://doi.org/10.5555/2157654.2157658openalex-snapshot
Planning for end-to-end formal using simulation-based coverage: invited tutorial
inferred← citeshttps://doi.org/10.70675/384aa4bbzc607z4077zb165z8c8dfd910f34openalex-snapshot
Génération automatique de jeux de tests avec analyse symbolique des données pour les systèmes embarqués
inferred← citeshttps://doi.org/10.70675/f79a290azc193z4d7fza536zffe11157794bopenalex-snapshot
Méthodes Formelles pour la vérification fonctionnelle des systèmes sur puce cache cohérent
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.