On the public citation graph
ACL2 theorems about commercial microprocessors
0 signed · 115 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/j.1538-7305.1990.tb00102.xopenalex-snapshot
Software for Analytical Development of Communications Protocols
inferredcites →https://doi.org/10.1007/3-540-58179-0_44openalex-snapshot
Automatic verification of pipelined microprocessor control
inferredcites →https://doi.org/10.1007/3-540-60385-9_2openalex-snapshot
Automatic verification of the SCI cache coherence protocol
inferredcites →https://doi.org/10.1007/3-540-61474-5_62openalex-snapshot
Verifying the SRT division algorithm using theorem proving techniques
inferredcites →https://doi.org/10.1007/3-540-61474-5_63openalex-snapshot
Modular verification of SRT division
inferredcites →https://doi.org/10.1007/978-0-585-33654-1openalex-snapshot
Piton: A Mechanically Verified Assembly-Level Language
inferredcites →https://doi.org/10.1007/978-94-009-1675-3_6openalex-snapshot
Interaction with the Boyer—Moore Theorem Prover: A Tutorial Study Using the Arithmetic—Geometric Mean Theorem
inferredcites →https://doi.org/10.1007/bf00243132openalex-snapshot
Microprocessor design verification
inferredcites →https://doi.org/10.1007/bf00244463openalex-snapshot
Interaction with the Boyer-Moore theorem prover: A tutorial study using the arithmetic-geometric mean theorem
inferredcites →https://doi.org/10.1007/bf01383968openalex-snapshot
Verification of the Futurebus+ cache coherence protocol
inferredcites →https://doi.org/10.1007/bf01384049openalex-snapshot
Gordon's computer: A hardware verification case study in OBJ3
inferredcites →https://doi.org/10.1016/0378-4754(89)90181-xopenalex-snapshot
A computational logic handbook
inferredcites →https://doi.org/10.1016/c2013-0-10412-6openalex-snapshot
A Computational Logic Handbook
inferredcites →https://doi.org/10.1098/rsta.1992.0024openalex-snapshot
A formal HDL and its use in the FM9001 verification
inferredcites →https://doi.org/10.1109/43.275352openalex-snapshot
Symbolic model checking for sequential circuit verification
inferredcites →https://doi.org/10.1109/52.57892openalex-snapshot
Formal verification of a pipelined microprocessor
inferredcites →https://doi.org/10.1109/cmpass.1996.507872openalex-snapshot
ACL2: an industrial strength version of Nqthm
inferredcites →https://doi.org/10.1109/wift.1995.515475openalex-snapshot
Formal verification of the AAMP5 microprocessor: a case study in the industrial use of formal methods
inferredcites →https://doi.org/10.1117/12.190874openalex-snapshot
Architecture of a complex arithmetic processor for communication signal processing
inferredcites →https://doi.org/10.1145/217474.217583openalex-snapshot
Verification of arithmetic circuits with binary moment diagrams
inferredcites →https://doi.org/10.1145/227595.227603openalex-snapshot
Automated proofs of object code for a widely used microprocessor
inferredcites →https://doi.org/10.1145/240518.240643openalex-snapshot
Bit-level analysis of an SRT divider circuit
inferredcites →https://doi.org/10.21236/ada281028openalex-snapshot
Verification of Arithmetic Functions with Binary Moment Diagrams
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9780470996751.ch46openalex-snapshot
A Computational Logic for Applicative Common LISP
inferred← citeshttps://doi.org/10.1007/1-4020-3532-2_6openalex-snapshot
A Mechanically Checked Proof of a Comparator Sort Algorithm
inferred← citeshttps://doi.org/10.1007/10930755_2openalex-snapshot
Formal Specification and Verification of ARM6
inferred← citeshttps://doi.org/10.1007/11679219_3openalex-snapshot
Formal Reasoning About a Specification-Based Intrusion Detection for Dynamic Auto-configuration Protocols in Ad Hoc Networks
inferred← citeshttps://doi.org/10.1007/3-540-40922-x_11openalex-snapshot
Correctness of Pipelined Machines
inferred← citeshttps://doi.org/10.1007/3-540-48092-7_7openalex-snapshot
Proving Theorems About Java-Like Byte Code
inferred← citeshttps://doi.org/10.1007/3-540-48153-2_18openalex-snapshot
Formal Verification of Designs with Complex Control by Symbolic Simulation
inferred← citeshttps://doi.org/10.1007/3-540-49519-3_22openalex-snapshot
Symbolic Simulation: An ACL2 Approach
inferred← citeshttps://doi.org/10.1007/3-540-62034-6_36openalex-snapshot
Mechanized formal methods: Progress and prospects
inferred← citeshttps://doi.org/10.1007/3-540-63533-5_13openalex-snapshot
Mathematical modeling and analysis of an external memory manager
inferred← citeshttps://doi.org/10.1007/3-540-64359-1_743openalex-snapshot
Mechanically verifying the correctness of the Fast Fourier Transform in ACL2
inferred← citeshttps://doi.org/10.1007/978-1-4615-1567-8_23openalex-snapshot
Towards a Mechanically Checked Theory of Computation
inferred← citeshttps://doi.org/10.1007/978-1-4757-3326-6_23openalex-snapshot
Formal verification of VHDL using VHDL-like ACL2 models
inferred← citeshttps://doi.org/10.1007/978-3-031-66676-6_13openalex-snapshot
ACL2 Support for Floating-Point Computations
inferred← citeshttps://doi.org/10.1007/978-3-319-08783-2_7openalex-snapshot
An Axiomatization for Cylinder Computation Model
inferred← citeshttps://doi.org/10.1007/978-3-319-24953-7_2openalex-snapshot
Machines Reasoning About Machines: 2015
inferred← citeshttps://doi.org/10.1007/978-3-319-48628-4_7openalex-snapshot
Computing Verified Machine Address Bounds During Symbolic Exploration of Code
inferred← citeshttps://doi.org/10.1007/978-3-319-57708-1_8openalex-snapshot
A Proof System for MSVL Programs in Coq
inferred← citeshttps://doi.org/10.1007/978-3-540-45085-6_19openalex-snapshot
Algorithms for Ordinal Arithmetic
inferred← citeshttps://doi.org/10.1007/978-3-642-21437-0_29openalex-snapshot
Structured Specifications for Better Verification of Heap-Manipulating Programs
inferred← citeshttps://doi.org/10.1007/978-3-642-33170-1_10openalex-snapshot
Industrial Deployment of Formal Methods: Trends and Challenges
inferred← citeshttps://doi.org/10.1007/978-3-642-39634-2_31openalex-snapshot
A Parallelized Theorem Prover for a Logic with Parallel Execution
inferred← citeshttps://doi.org/10.1007/978-3-642-57199-2_5openalex-snapshot
Machine Assisted Verification
inferred← citeshttps://doi.org/10.1007/978-3-642-59615-5_2openalex-snapshot
General Purpose Theorem Proving Methods in the Verification of Digital Hardware and Software
inferred← citeshttps://doi.org/10.1007/bfb0000475openalex-snapshot
Floating point verification in HOL light: The exponential function
inferred← citeshttps://doi.org/10.1007/bfb0028728openalex-snapshot
An ACL2 proof of write invalidate cache coherence
inferred← citeshttps://doi.org/10.1007/bfb0028729openalex-snapshot
Transforming the theorem prover into a digital design tool: From concept car to off-road vehicle
inferred← citeshttps://doi.org/10.1007/bfb0028769openalex-snapshot
Verification of floating-point adders
inferred← citeshttps://doi.org/10.1007/bfb0054262openalex-snapshot
ACL2 support for verification projects
inferred← citeshttps://doi.org/10.1007/pl00010806openalex-snapshot
Theorem proving in technology transfer: the user’s point of view
inferred← citeshttps://doi.org/10.1007/pl00010807openalex-snapshot
Verification of Year 2000 conversion rules using the ACL2 theorem prover
inferred← citeshttps://doi.org/10.1007/s10009-014-0306-5openalex-snapshot
Expressive program verification via structured specifications
inferred← citeshttps://doi.org/10.1007/s10817-005-9023-9openalex-snapshot
Ordinal Arithmetic: Algorithms and Mechanization
inferred← citeshttps://doi.org/10.1007/s10817-009-9119-8openalex-snapshot
Proving Fairness and Implementation Correctness of a Microkernel Scheduler
inferred← citeshttps://doi.org/10.1007/s10817-009-9140-yopenalex-snapshot
A Formalization of Powerlist Algebra in ACL2
inferred← citeshttps://doi.org/10.1007/s10878-014-9776-3openalex-snapshot
Verifying safety critical task scheduling systems in PPTL axiom system
inferred← citeshttps://doi.org/10.1007/s11390-026-6040-0openalex-snapshot
Automated Conjecturing and Theorem Finding: A Survey
inferred← citeshttps://doi.org/10.1007/s12652-013-0209-4openalex-snapshot
Design-time formal verification for smart environments: an exploratory perspective
inferred← citeshttps://doi.org/10.1016/j.tcs.2012.01.026openalex-snapshot
A complete proof system for propositional projection temporal logic
inferred← citeshttps://doi.org/10.1016/j.tcs.2013.12.014openalex-snapshot
A formal proof of the deadline driven scheduler in PPTL axiomatic system
inferred← citeshttps://doi.org/10.1016/j.tcs.2015.05.007openalex-snapshot
A complete axiom system for propositional projection temporal logic with cylinder computation model
inferred← citeshttps://doi.org/10.1017/s0956796807006338openalex-snapshot
Efficient execution in an automated reasoning environment
inferred← citeshttps://doi.org/10.1023/a:1008624904634openalex-snapshot
A Mechanically Checked Proof of a Multiprocessor Result via a Uniprocessor View
inferred← citeshttps://doi.org/10.1023/a:1008712907154openalex-snapshot
Floating Point Verification in HOL Light: The Exponential Function
inferred← citeshttps://doi.org/10.1023/a:1011217102270openalex-snapshot
Efficient Simulation of Formal Processor Models
inferred← citeshttps://doi.org/10.1023/a:1012912614285openalex-snapshot
The Correctness of the Fast Fourier Transform: A Structured Proof in ACL2
inferred← citeshttps://doi.org/10.1023/a:1026517200045openalex-snapshot
Structured Theory Development for a Mechanized Logic
inferred← citeshttps://doi.org/10.1023/b:jars.0000009505.07087.34openalex-snapshot
Partial Functions in ACL2
inferred← citeshttps://doi.org/10.1098/rsta.2015.0399openalex-snapshot
Industrial hardware and software verification with ACL2
inferred← citeshttps://doi.org/10.1109/12.713311openalex-snapshot
A mechanically checked proof of the AMD5/sub K/86/sup TM/ floating-point division program
inferred← citeshttps://doi.org/10.1109/32.588534openalex-snapshot
An industrial strength theorem prover for a logic based on Common Lisp
inferred← citeshttps://doi.org/10.1109/40.768503openalex-snapshot
Verifying the FM9801 microarchitecture
inferred← citeshttps://doi.org/10.1109/43.969437openalex-snapshot
An efficient graph representation for arithmetic circuit verification
inferred← citeshttps://doi.org/10.1109/ccece.2002.1013012openalex-snapshot
Formal modelling of the ADSP-2100 processor using HOL
inferred← citeshttps://doi.org/10.1109/comst.2014.2345792openalex-snapshot
Applying Formal Methods to Networking: Theory, Techniques, and Applications
inferred← citeshttps://doi.org/10.1109/dac.1997.597154openalex-snapshot
Formal Verification In A Commercial Setting
inferred← citeshttps://doi.org/10.1109/dcfts.1999.814301openalex-snapshot
Invariant performance: a statement of task isolation useful for embedded application integration
inferred← citeshttps://doi.org/10.1109/dft.2009.21openalex-snapshot
Complementary Formal Approaches for Dependability Analysis
inferred← citeshttps://doi.org/10.1109/dsd.2002.1115346openalex-snapshot
Formal verification of a DSP chip using an iterative approach
inferred← citeshttps://doi.org/10.1109/gtse.2015.14openalex-snapshot
The Unending Quest for Valid, Useful Software Engineering Theories
inferred← citeshttps://doi.org/10.1109/hldvt.2001.972816openalex-snapshot
Experience with term level modeling and verification of the M*CORE/sup TM/ microprocessor core
inferred← citeshttps://doi.org/10.1109/isssr58837.2023.00032openalex-snapshot
Efficiently Verifying Mutually Exclusive Inconsistency of Requirements for Embedded Systems
inferred← citeshttps://doi.org/10.1109/nocs.2007.1openalex-snapshot
A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study
inferred← citeshttps://doi.org/10.1109/tcad.2016.2547898openalex-snapshot
Formal Verification of Arithmetic Circuits by Function Extraction
inferred← citeshttps://doi.org/10.1109/tcad.2018.2808457openalex-snapshot
Formal Analysis of Galois Field Arithmetic Circuits-Parallel Verification and Reverse Engineering
inferred← citeshttps://doi.org/10.1109/words.2005.12openalex-snapshot
A Transformational Overview of the Core Functionality of an Abstract Class Loader for the SSP
inferred← citeshttps://doi.org/10.1142/s1793962324410162openalex-snapshot
Scenario-specific verification of system requirements consistency via time modeling
inferred← citeshttps://doi.org/10.1145/1196636.1196639openalex-snapshot
A transformational perspective into the core of an abstract class loader for the SSP
inferred← citeshttps://doi.org/10.1145/1869643.1869646openalex-snapshot
Validating low-level instructions for fixnums using BDDs
inferred← citeshttps://doi.org/10.1145/266021.266089openalex-snapshot
Formal verification in a commercial setting
inferred← citeshttps://doi.org/10.1145/307988.307989openalex-snapshot
Formal verification in hardware design
inferred← citeshttps://doi.org/10.1145/378239.378475openalex-snapshot
Nuts and bolts of core and SoC verification
inferred← citeshttps://doi.org/10.2172/882346openalex-snapshot
An abstract class loader for the SSP and its implementation in TL.
inferred← citeshttps://doi.org/10.26083/tuprints-00000113openalex-snapshot
Formal Sequential Equivalence Checking of Digital Systems by Symbolic Simulation
inferred← citeshttps://doi.org/10.29007/dh3fopenalex-snapshot
Industrial Use of ACL2: Applications, Achievements, Challenges, and Directions
inferred← citeshttps://doi.org/10.3233/fi-2011-391openalex-snapshot
Formal Analysis of SystemC Designs in Process Algebra
inferred← citeshttps://doi.org/10.4204/eptcs.152.5openalex-snapshot
ACL2(ml): Machine-Learning for ACL2
inferred← citeshttps://doi.org/10.4204/eptcs.359.9openalex-snapshot
Modeling Asymptotic Complexity Using ACL2
inferred← citeshttps://doi.org/10.4230/lipics.types.2013.84openalex-snapshot
Extracting Imperative Programs from Proofs: In-place Quicksort
inferred← citeshttps://doi.org/10.48550/arxiv.1802.06870openalex-snapshot
Formal Analysis of Galois Field Arithmetics - Parallel Verification and Reverse Engineering
inferred← citeshttps://doi.org/10.48550/arxiv.2109.01121openalex-snapshot
A Reasoning Engine for the Gamification of Loop-Invariant Discovery
inferred← citeshttps://doi.org/10.5555/2820167.2820179openalex-snapshot
The unending quest for valid, useful software engineering theories
inferred← citeshttps://doi.org/10.6092/issn.1972-5787/1710openalex-snapshot
Automated Reasoning in Higher-Order Logic using the TPTP THF Infrastructure
inferred← citeshttps://doi.org/10.71548/23976openalex-snapshot
Formal Verification of FPGA Based Systems
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.