On the public citation graph

The butterfly barrier

https://doi.org/10.1007/bf01407877
0 signed · 105 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1016/0167-8191(86)90030-xopenalex-snapshot
Effects of synchronization barriers on multiprocessor performance
inferredcites →https://doi.org/10.1016/0167-8191(87)90066-4openalex-snapshot
A butterfly processor-memory interconnection for a vector processing environment
inferredcites →https://doi.org/10.1109/tc.1985.6312198openalex-snapshot
“Hot spot” contention and combining in multistage interconnection networks
inferredcites →https://doi.org/10.1145/2465.214917openalex-snapshot
Reduced instruction set computers
inferredcites →https://doi.org/10.1145/357062.357068openalex-snapshot
A New Approach to Proving the Correctness of Multiprocess Programs
inferredcites →https://doi.org/10.1145/5383.5385openalex-snapshot
The mutual exclusion problem

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.5527openalex-snapshot
A barrier optimization framework for NUMA multi‐core system
inferred← citeshttps://doi.org/10.1002/cpe.6241openalex-snapshot
Reducing the burden of parallel loop schedulers for many‐core processors
inferred← citeshttps://doi.org/10.1002/cpe.7402openalex-snapshot
Combining reduction with synchronization barrier on multi‐core processors
inferred← citeshttps://doi.org/10.1006/jpdc.1994.1081openalex-snapshot
Performance Implications of Synchronization Support for Parallel Fortran Programs
inferred← citeshttps://doi.org/10.1006/jpdc.1995.1035openalex-snapshot
Static Barrier MIMD: Architecture and Performance Analysis
inferred← citeshttps://doi.org/10.1007/978-1-4615-3604-8_4openalex-snapshot
Locks, Directories, and Weak Coherence—a Recipe for Scalable Shared Memory Architectures
inferred← citeshttps://doi.org/10.1007/978-3-031-01740-7openalex-snapshot
Shared-Memory Synchronization
inferred← citeshttps://doi.org/10.1007/978-3-540-39737-3_92openalex-snapshot
A Practical Approach for Constructing a Parallel Network Simulator
inferred← citeshttps://doi.org/10.1007/978-3-642-17679-1_13openalex-snapshot
Distributed Generalized Dynamic Barrier Synchronization
inferred← citeshttps://doi.org/10.1007/978-3-662-48096-0_45openalex-snapshot
Effective Barrier Synchronization on Intel Xeon Phi Coprocessor
inferred← citeshttps://doi.org/10.1007/bf01379320openalex-snapshot
Two algorithms for barrier synchronization
inferred← citeshttps://doi.org/10.1007/bf01407858openalex-snapshot
Initializing memory shared by several processors
inferred← citeshttps://doi.org/10.1007/bf01407897openalex-snapshot
A scalable implementation of barrier synchronization using an adaptive combining tree
inferred← citeshttps://doi.org/10.1007/bf01407932openalex-snapshot
A network model of barrier synchronization algorithms
inferred← citeshttps://doi.org/10.1007/bf01407956openalex-snapshot
Synchronization barrier and related tools for shared memory parallel programming
inferred← citeshttps://doi.org/10.1007/bf02577741openalex-snapshot
Fast, contention-free combining tree barriers for shared-memory multiprocessors
inferred← citeshttps://doi.org/10.1007/s11227-018-2239-3openalex-snapshot
Strategy for data-flow synchronizations in stencil parallel computations on multi-/manycore systems
inferred← citeshttps://doi.org/10.1007/s11771-012-1348-zopenalex-snapshot
Energy optimization of representative barrier algorithms
inferred← citeshttps://doi.org/10.1016/0096-0551(89)90022-2openalex-snapshot
An SR approach to multiway rendezvous
inferred← citeshttps://doi.org/10.1016/b978-0-08-037018-7.50010-6openalex-snapshot
Seismic Data Processing on a Simd Array Parallel Supercomputer
inferred← citeshttps://doi.org/10.1016/j.adhoc.2017.07.002openalex-snapshot
Cooperative resynchronization to improve the reliability of colocated IEEE 802.15.4 -TSCH networks in dense deployments
inferred← citeshttps://doi.org/10.1016/j.parco.2017.08.004openalex-snapshot
Generalisation of recursive doubling for AllReduce: Now with simulation
inferred← citeshttps://doi.org/10.1016/j.procs.2021.04.208openalex-snapshot
Adaptive MPI collective operations based on evaluations in LogP model
inferred← citeshttps://doi.org/10.1016/s0167-8191(03)00062-0openalex-snapshot
Distributed-sum termination detection supporting multithreaded execution
inferred← citeshttps://doi.org/10.1017/9781316795835openalex-snapshot
Introduction to Parallel Computing
inferred← citeshttps://doi.org/10.1080/1206212x.2006.11441820openalex-snapshot
Capability Classes of Multiprocessor Synchronization Techniques
inferred← citeshttps://doi.org/10.1109/aspdac.2015.7058982openalex-snapshot
A flexible hardware barrier mechanism for many-core processors
inferred← citeshttps://doi.org/10.1109/cluster.2015.63openalex-snapshot
The Cost of Synchronizing Imbalanced Processes in Message Passing Systems
inferred← citeshttps://doi.org/10.1109/cmpsac.1989.65072openalex-snapshot
Effective dynamic scheduling and memory management on parallel processing systems
inferred← citeshttps://doi.org/10.1109/comst.2017.2746083openalex-snapshot
An Integrated Tutorial on InfiniBand, Verbs, and MPI
inferred← citeshttps://doi.org/10.1109/csf.2016.29openalex-snapshot
Automated Reasoning for Equivalences in the Applied Pi Calculus with Barriers
inferred← citeshttps://doi.org/10.1109/fareastcon.2018.8602527openalex-snapshot
Adaptive Barrier Algorithm in MPI Based on Analytical Evaluations for Communication Time in the LogP Model of Parallel Computation
inferred← citeshttps://doi.org/10.1109/fpl.2009.5272560openalex-snapshot
Hardware implementation of MPI_Barrier on an FPGA cluster
inferred← citeshttps://doi.org/10.1109/hipc.1996.565849openalex-snapshot
A distributed barrier synchronization solution in hardware for 2D-mesh multicomputers
inferred← citeshttps://doi.org/10.1109/hipc.2011.6152729openalex-snapshot
Highly scalable barriers for future high-performance computing clusters
inferred← citeshttps://doi.org/10.1109/icdsc.2001.918947openalex-snapshot
Distributed network simulations using the dynamic simulation backplane
inferred← citeshttps://doi.org/10.1109/icpads.2002.1183406openalex-snapshot
Evaluating the speedup of a MPI-based distributed dispersion simulator for groundwater systems
inferred← citeshttps://doi.org/10.1109/icpads.2002.1183453openalex-snapshot
Communication pattern based methodology for performance analysis of termination detection schemes
inferred← citeshttps://doi.org/10.1109/icppw.2002.1039746openalex-snapshot
An evaluation of the speedup of a preliminary distributed MPI-implementation for groundwater simulation dispersion system
inferred← citeshttps://doi.org/10.1109/icppw.2005.14openalex-snapshot
A Practical Approach to the Rating of Barrier Algorithms Using the LogP Model and Open MPI
inferred← citeshttps://doi.org/10.1109/ipdps.2006.1639561openalex-snapshot
Fast barrier synchronization for InfiniBand/spl trade/
inferred← citeshttps://doi.org/10.1109/ipdps.2010.5470414openalex-snapshot
Hierarchical phasers for scalable synchronization and reductions in dynamic parallelism
inferred← citeshttps://doi.org/10.1109/ipdps.2011.271openalex-snapshot
An Optimized Reduction Design to Minimize Atomic Operations in Shared Memory Multiprocessors
inferred← citeshttps://doi.org/10.1109/ipdpsw.2018.00124openalex-snapshot
Barrier Synchronization: Simplified, Generalized, and Solved Without Mutual Exclusion
inferred← citeshttps://doi.org/10.1109/ipdpsw52791.2021.00096openalex-snapshot
Efficient and Eventually Consistent Collective Operations
inferred← citeshttps://doi.org/10.1109/ipps.1994.288243openalex-snapshot
Barrier synchronization techniques for distributed process creation
inferred← citeshttps://doi.org/10.1109/isca.1989.714582openalex-snapshot
On Data Synchronization For Multiprocessors
inferred← citeshttps://doi.org/10.1109/isca.1990.134504openalex-snapshot
Synchronization with multiprocessor caches
inferred← citeshttps://doi.org/10.1109/isorcw.2010.17openalex-snapshot
Consistency Challenges in Self-Organizing Distributed Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ispan.1997.645132openalex-snapshot
The barrier synchronization impact on the MPI-programs performance using a cluster of workstations
inferred← citeshttps://doi.org/10.1109/mascot.2009.5367047openalex-snapshot
A sensitivity analysis of a new hardware-supported Global Synchronization Unit
inferred← citeshttps://doi.org/10.1109/pads.2000.847153openalex-snapshot
Network aware time management and event distribution
inferred← citeshttps://doi.org/10.1109/pads.2009.19openalex-snapshot
Hardware Supported Time Synchronization in Multi-core Architectures
inferred← citeshttps://doi.org/10.1109/paw-atm.2018.00006openalex-snapshot
Efficient Algorithms for Collective Operations with Notified Communication in Shared Windows
inferred← citeshttps://doi.org/10.1109/pdcat.2003.1236385openalex-snapshot
A practical approach for constructing a parallel network simulator
inferred← citeshttps://doi.org/10.1109/spdp.1990.143520openalex-snapshot
Barrier synchronization over multistage interconnection networks
inferred← citeshttps://doi.org/10.1109/spdp.1990.143645openalex-snapshot
Distributed task processing performance on a NUMA shared memory multiprocessor
inferred← citeshttps://doi.org/10.1109/superc.1990.130019openalex-snapshot
Fast barrier synchronization hardware
inferred← citeshttps://doi.org/10.1109/tbme.2016.2591960openalex-snapshot
Guidelines for Reproducibly Building and Simulating Systems Biology Models
inferred← citeshttps://doi.org/10.1109/uksim.2010.102openalex-snapshot
A Scalable HLA RTI System Based on Multiple-FedServ Architecture
inferred← citeshttps://doi.org/10.1109/usbereit51232.2021.9455093openalex-snapshot
Optimizing Barrier Algorithms on Asymmetric Subsystems of NUMA Machines
inferred← citeshttps://doi.org/10.1109/vlsi-dat.2016.7482560openalex-snapshot
Scalable mutli-layer barrier synchronization on NoC
inferred← citeshttps://doi.org/10.1109/wsc.2006.323041openalex-snapshot
Parallel and Distributed Simulation: Traditional Techniques and Recent Advances
inferred← citeshttps://doi.org/10.1145/103727.103729openalex-snapshot
Algorithms for scalable synchronization on shared-memory multiprocessors
inferred← citeshttps://doi.org/10.1145/106972.106999openalex-snapshot
Synchronization without contention
inferred← citeshttps://doi.org/10.1145/106973.106999openalex-snapshot
Synchronization without contention
inferred← citeshttps://doi.org/10.1145/106974.106999openalex-snapshot
Synchronization without contention
inferred← citeshttps://doi.org/10.1145/106975.106999openalex-snapshot
Synchronization without contention
inferred← citeshttps://doi.org/10.1145/125826.126132openalex-snapshot
Characterizing memory hot spots in a shared memory MIMD machine
inferred← citeshttps://doi.org/10.1145/129712.129770openalex-snapshot
Efficient fault tolerant algorithms for resource allocation in distributed systems
inferred← citeshttps://doi.org/10.1145/1362622.1362692openalex-snapshot
Implementation and performance analysis of non-blocking collective operations for MPI
inferred← citeshttps://doi.org/10.1145/140901.140923openalex-snapshot
Subset barrier synchronization on a private-memory parallel system
inferred← citeshttps://doi.org/10.1145/146937.146938openalex-snapshot
An effective synchronization network for hot-spot accesses
inferred← citeshttps://doi.org/10.1145/1620405.1620416openalex-snapshot
Avoiding unbounded priority inversion in barrier protocols using gang priority management
inferred← citeshttps://doi.org/10.1145/237578.237610openalex-snapshot
Synchronization hardware for networks of workstations
inferred← citeshttps://doi.org/10.1145/2966884.2966913openalex-snapshot
Generalisation of Recursive Doubling for AllReduce
inferred← citeshttps://doi.org/10.1145/325096.325107openalex-snapshot
Synchronization with multiprocessor caches
inferred← citeshttps://doi.org/10.1145/3727639openalex-snapshot
Unleashing Parallelism with Elastic-Barriers
inferred← citeshttps://doi.org/10.1145/68182.68188openalex-snapshot
Efficient synchronization primitives for large-scale cache-coherent multiprocessors
inferred← citeshttps://doi.org/10.1145/70082.68188openalex-snapshot
Efficient synchronization primitives for large-scale cache-coherent multiprocessors
inferred← citeshttps://doi.org/10.1145/74925.74972openalex-snapshot
On data synchronization for multiprocessors
inferred← citeshttps://doi.org/10.1145/74926.74972openalex-snapshot
On data synchronization for multiprocessors
inferred← citeshttps://doi.org/10.1145/985793.985795openalex-snapshot
A federated approach to distributed network simulation
inferred← citeshttps://doi.org/10.1201/9781315119335-48openalex-snapshot
Concurrent Data Structures
inferred← citeshttps://doi.org/10.14529/jsfi140204openalex-snapshot
Energy, Memory, and Runtime Tradeoffs for Implementing Collective Communication Operations
inferred← citeshttps://doi.org/10.1504/ijhpcn.2006.010633openalex-snapshot
Implications of application usage characteristics for collective communication offload
inferred← citeshttps://doi.org/10.1587/elex.11.20140542openalex-snapshot
Cooperative communication for efficient and scalable all-to-all barrier synchronization on mesh-based many-core NoCs
inferred← citeshttps://doi.org/10.1587/elex.8.1856openalex-snapshot
Cooperative communication based barrier synchronization in on-chip mesh architectures
inferred← citeshttps://doi.org/10.2200/s00499ed1v01y201304cac023openalex-snapshot
Shared-Memory Synchronization
inferred← citeshttps://doi.org/10.2316/journal.202.2006.4.202-1757openalex-snapshot
CAPABILITY CLASSES OF MULTIPROCESSOR SYNCHRONIZATION TECHNIQUES
inferred← citeshttps://doi.org/10.3103/s8756699024700638openalex-snapshot
Parallel Simulation Methods of Heteroepitaxial Growth on Multiprocessor Systems with Shared Memory
inferred← citeshttps://doi.org/10.3233/jcs-171013openalex-snapshot
Automated reasoning for equivalences in the applied pi calculus with barriers
inferred← citeshttps://doi.org/10.3724/sp.j.1016.2008.01727openalex-snapshot
Design of Barrier Network of Dawning 5000 High Performance Computer
inferred← citeshttps://doi.org/10.3929/ethz-b-000093896openalex-snapshot
Energy, Memory, and Runtime Tradeoffs for Implementing Collective Communication Operations
inferred← citeshttps://doi.org/10.5194/gmd-13-6253-2020openalex-snapshot
DiRong1.0: a distributed implementation for improving routing network generation in model coupling
inferred← citeshttps://doi.org/10.5194/gmd-2020-91-rc2openalex-snapshot
Re: Wishing more discussions
inferred← citeshttps://doi.org/10.55648/1998-6920-2021-15-1-36-49openalex-snapshot
Barrier Optimization on Asymmetrical NUMA Subsystems
inferred← citeshttps://doi.org/10.55648/1998-6920-2022-16-2-3-11openalex-snapshot
Barrier synchronization hierarchical algorithm for multicore shared-memory systems
inferred← citeshttps://doi.org/10.5753/sbac-pad.1999.19777openalex-snapshot
Otimização das Operações Coletivas para um Aglomerado de 8 PCs usando uma Rede Ethernet 10 Mbs baseada em Hub
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.