On the public citation graph
Processor verification with precise exceptions and speculative execution
0 signed · 101 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-58179-0_44openalex-snapshot
Automatic verification of pipelined microprocessor control
inferredcites →https://doi.org/10.1007/3-540-63166-6_36openalex-snapshot
Trace table based approach for pipelined microprocessor verification
inferredcites →https://doi.org/10.1007/bfb0031821openalex-snapshot
Mechanically checking a lemma used in an automatic verification tool
inferredcites →https://doi.org/10.1098/rsta.1992.0024openalex-snapshot
A formal HDL and its use in the FM9001 verification
inferredcites →https://doi.org/10.1109/52.57892openalex-snapshot
Formal verification of a pipelined microprocessor
inferredcites →https://doi.org/10.1109/cmpass.1996.507872openalex-snapshot
ACL2: an industrial strength version of Nqthm
inferredcites →https://doi.org/10.1109/iccd.1997.628846openalex-snapshot
Formally specifying and mechanically verifying programs for the Motorola complex arithmetic processor DSP
inferredcites →https://doi.org/10.1145/240518.240623openalex-snapshot
Techniques for verifying superscalar microprocessors
inferredcites →https://doi.org/10.5555/198174.198266openalex-snapshot
Formal verification of pipeline conflicts in RISC processors
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9780470996751.ch46openalex-snapshot
A Computational Logic for Applicative Common LISP
inferred← citeshttps://doi.org/10.1007/10722167_24openalex-snapshot
Formal Verification of VLIW Microprocessors with Speculative Execution
inferred← citeshttps://doi.org/10.1007/11526841_10openalex-snapshot
Formally Defining and Verifying Master/Slave Speculative Parallelization
inferred← citeshttps://doi.org/10.1007/11560548_23openalex-snapshot
On the Verification of Memory Management Mechanisms
inferred← citeshttps://doi.org/10.1007/3-540-36126-x_8openalex-snapshot
Relating Multi-step and Single-Step Microprocessor Correctness Statements
inferred← citeshttps://doi.org/10.1007/3-540-36126-x_9openalex-snapshot
Modeling and Verification of Out-of-Order Microprocessors in UCLID
inferred← citeshttps://doi.org/10.1007/3-540-40922-x_11openalex-snapshot
Correctness of Pipelined Machines
inferred← citeshttps://doi.org/10.1007/3-540-44585-4_40openalex-snapshot
Microarchitecture Verification by Compositional Model Checking
inferred← citeshttps://doi.org/10.1007/3-540-44585-4_41openalex-snapshot
Rewriting for Symbolic Execution of State Machine Models
inferred← citeshttps://doi.org/10.1007/3-540-44798-9_33openalex-snapshot
A Framework for Microprocessor Correctness Statements
inferred← citeshttps://doi.org/10.1007/3-540-45645-7_7openalex-snapshot
Verifying a Simple Pipelined Microprocessor Using Maude
inferred← citeshttps://doi.org/10.1007/3-540-45657-0_23openalex-snapshot
Formal Verification of Complex Out-of-Order Pipelines by Combining Model-Checking and Theorem-Proving
inferred← citeshttps://doi.org/10.1007/3-540-46419-0_33openalex-snapshot
A Comparison of Two Verification Methods for Speculative Instruction Execution
inferred← citeshttps://doi.org/10.1007/3-540-48153-2_23openalex-snapshot
Results of the Verification of a Complex Pipelined Machine Model
inferred← citeshttps://doi.org/10.1007/3-540-48153-2_3openalex-snapshot
A Proof of Correctness of a Processor Implementing Tomasulo’s Algorithm without a Reorder Buffer
inferred← citeshttps://doi.org/10.1007/3-540-48153-2_4openalex-snapshot
Formal Verification of Explicitly Parallel Microprocessors
inferred← citeshttps://doi.org/10.1007/3-540-48256-3_22openalex-snapshot
Lifted-FL: A Pragmatic Implementation of Combined Model Checking and Theorem Proving
inferred← citeshttps://doi.org/10.1007/3-540-48683-6_26openalex-snapshot
Elementary Microarchitecture Algebra
inferred← citeshttps://doi.org/10.1007/3-540-48683-6_7openalex-snapshot
Proof of Correctness of a Processor with Reorder Buffer Using the Completion Functions Approach
inferred← citeshttps://doi.org/10.1007/3-540-49519-3_2openalex-snapshot
Reducing Manual Abstraction in Formal Verification of Out- of- Order Execution
inferred← citeshttps://doi.org/10.1007/3-540-49519-3_23openalex-snapshot
Verification of Data-Insensitive Circuits: An In-Order-Retirement Case Study
inferred← citeshttps://doi.org/10.1007/3-540-49519-3_24openalex-snapshot
Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification
inferred← citeshttps://doi.org/10.1007/978-1-4419-1539-9_1openalex-snapshot
ACL2 and Its Applications to Digital System Verification
inferred← citeshttps://doi.org/10.1007/978-1-4615-1567-8_23openalex-snapshot
Towards a Mechanically Checked Theory of Computation
inferred← citeshttps://doi.org/10.1007/978-3-030-31784-3_29openalex-snapshot
Efficient Information-Flow Verification Under Speculative Execution
inferred← citeshttps://doi.org/10.1007/978-3-540-24597-1_34openalex-snapshot
Reasoning about Infinite State Systems Using Boolean Methods
inferred← citeshttps://doi.org/10.1007/978-3-540-27813-9_3openalex-snapshot
Deductive Verification of Pipelined Machines Using First-Order Quantification
inferred← citeshttps://doi.org/10.1007/978-3-540-27813-9_32openalex-snapshot
Verification of an Advanced mips-Type Out-of-Order Execution Algorithm
inferred← citeshttps://doi.org/10.1007/978-3-540-27813-9_51openalex-snapshot
Mechanical Mathematical Methods for Microprocessor Verification
inferred← citeshttps://doi.org/10.1007/978-3-540-39724-3_24openalex-snapshot
A Programming Language Based Analysis of Operand Forwarding
inferred← citeshttps://doi.org/10.1007/978-3-540-39724-3_7openalex-snapshot
Instantiating Uninterpreted Functional Units and Memory System: Functional Verification of the VAMP
inferred← citeshttps://doi.org/10.1007/978-3-540-40007-3_11openalex-snapshot
A Grand Challenge Proposal for Formal Methods: A Verified Stack
inferred← citeshttps://doi.org/10.1007/978-3-540-45069-6_33openalex-snapshot
Deductive Verification of Advanced Out-of-Order Microprocessors
inferred← citeshttps://doi.org/10.1007/978-3-540-71322-7_3openalex-snapshot
Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification
inferred← citeshttps://doi.org/10.1007/978-3-642-03351-3_30openalex-snapshot
Formal Verification of Gate-Level Computer Systems
inferred← citeshttps://doi.org/10.1007/978-981-99-7584-6_10openalex-snapshot
Certifying Sequential Consistency of Machine Learning Accelerators
inferred← citeshttps://doi.org/10.1007/bfb0028728openalex-snapshot
An ACL2 proof of write invalidate cache coherence
inferred← citeshttps://doi.org/10.1007/bfb0028737openalex-snapshot
Formal verification of out-of-order execution using incremental flushing
inferred← citeshttps://doi.org/10.1007/bfb0054262openalex-snapshot
ACL2 support for verification projects
inferred← citeshttps://doi.org/10.1007/s00165-006-0008-1openalex-snapshot
Analysis of a biphase mark protocol with U ppaal and PVS
inferred← citeshttps://doi.org/10.1007/s10009-002-0087-0openalex-snapshot
A framework for superscalar microprocessor correctness statements
inferred← citeshttps://doi.org/10.1007/s10009-006-0204-6openalex-snapshot
Putting it all together – Formal verification of the VAMP
inferred← citeshttps://doi.org/10.1007/s12046-009-0004-2openalex-snapshot
Proving the correctness of client/server software
inferred← citeshttps://doi.org/10.1016/j.jlap.2007.07.001openalex-snapshot
Algebraic models of behaviour and correctness of SMT and CMT processors
inferred← citeshttps://doi.org/10.1016/s0167-6423(99)00030-1openalex-snapshot
A methodology for hardware verification using compositional model checking
inferred← citeshttps://doi.org/10.1016/s1567-8326(03)00041-9openalex-snapshot
Algebraic models of correctness for abstract pipelines
inferred← citeshttps://doi.org/10.1023/a:1008624904634openalex-snapshot
A Mechanically Checked Proof of a Multiprocessor Result via a Uniprocessor View
inferred← citeshttps://doi.org/10.1023/a:1014122630277openalex-snapshot
Verification of FM9801: An Out-of-Order Microprocessor Model with Speculative Execution, Exceptions, and Program-Modifying Capability
inferred← citeshttps://doi.org/10.1023/a:1014170513439openalex-snapshot
Verification of Out-Of-Order Processor Designs Using Model Checking and a Light-Weight Completion Function
inferred← citeshttps://doi.org/10.1023/a:1024716316140openalex-snapshot
Formal Verification of a Complex Pipelined Processor
inferred← citeshttps://doi.org/10.1023/b:daem.0000003965.80744.1copenalex-snapshot
Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications
inferred← citeshttps://doi.org/10.1109/40.768503openalex-snapshot
Verifying the FM9801 microarchitecture
inferred← citeshttps://doi.org/10.1109/dsd.2004.1333253openalex-snapshot
Functional validation of programmable architectures
inferred← citeshttps://doi.org/10.1109/dsd.2004.50openalex-snapshot
Functional validation of programmable architectures
inferred← citeshttps://doi.org/10.1109/famcad.2007.33openalex-snapshot
Automating Hazard Checking in Transaction-Level Microarchitecture Models
inferred← citeshttps://doi.org/10.1109/hldvt.2001.972816openalex-snapshot
Experience with term level modeling and verification of the M*CORE/sup TM/ microprocessor core
inferred← citeshttps://doi.org/10.1109/iccad.2006.320121openalex-snapshot
Automatic Memory Reductions for RTL Model Verification
inferred← citeshttps://doi.org/10.1109/iccd.2005.37openalex-snapshot
Challenges in the formal verification of complete state-of-the-art processors
inferred← citeshttps://doi.org/10.1109/iccd.2005.42openalex-snapshot
Dealing with I/O devices in the context of pervasive system verification
inferred← citeshttps://doi.org/10.1109/icmcsi67283.2026.11412471openalex-snapshot
Experimental Analysis of LFENCE-Based Mitigation Against Speculative Execution Side Channels
inferred← citeshttps://doi.org/10.1109/les.2025.3571040openalex-snapshot
Exception Coverage on Automotive Processors
inferred← citeshttps://doi.org/10.1109/mdt.2003.1214347openalex-snapshot
A practical methodology for verifying pipelined microarchitectures
inferred← citeshttps://doi.org/10.1109/memcod.2003.1210090openalex-snapshot
Formal verification of an Intel XScale processor model with scoreboarding, specialized execution pipelines, and impress data-memory exceptions
inferred← citeshttps://doi.org/10.1109/memcod.2004.1459805openalex-snapshot
System modeling and verification with UCLID
inferred← citeshttps://doi.org/10.1109/memcod.2004.1459832openalex-snapshot
Formal verification of pipelined processors with precise exceptions
inferred← citeshttps://doi.org/10.1109/memcod.2005.1487914openalex-snapshot
A computationally ef~cient method based on commitment re~nement maps for verifying pipelined machines.
inferred← citeshttps://doi.org/10.1109/mtv.2003.1250267openalex-snapshot
A methodology for validation of microprocessors using equivalence checking
inferred← citeshttps://doi.org/10.1109/mtv.2005.14openalex-snapshot
Language-driven Validation of Pipelined Processors using Satisfiability Solvers
inferred← citeshttps://doi.org/10.1109/tc.2007.1073openalex-snapshot
Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems
inferred← citeshttps://doi.org/10.1109/tcad.2008.927737openalex-snapshot
Automatic Verification of External Interrupt Behaviors for Microprocessor Design
inferred← citeshttps://doi.org/10.1109/time.2008.11openalex-snapshot
Efficient Bit-Level Model Reductions for Automated Hardware Verification
inferred← citeshttps://doi.org/10.1145/1080334.1080336openalex-snapshot
A framework for systematic validation and debugging of pipeline simulators
inferred← citeshttps://doi.org/10.1145/1233501.1233663openalex-snapshot
Automatic memory reductions for RTL model verification
inferred← citeshttps://doi.org/10.1145/1278480.1278701openalex-snapshot
Automatic verification of external interrupt behaviors for microprocessor design
inferred← citeshttps://doi.org/10.1145/337292.337331openalex-snapshot
Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction
inferred← citeshttps://doi.org/10.1145/972627.972633openalex-snapshot
Modeling and validation of pipeline specifications
inferred← citeshttps://doi.org/10.1184/r1/6610211openalex-snapshot
System Modeling and Verification with UCLID
inferred← citeshttps://doi.org/10.22028/d291-25704openalex-snapshot
Formal verification of a fully IEEE compliant floating point unit
inferred← citeshttps://doi.org/10.22028/d291-25849openalex-snapshot
Formal verification of a processor with memory management units
inferred← citeshttps://doi.org/10.22028/d291-25889openalex-snapshot
Address spaces and virtual memory : specification, implementation, and correctness
inferred← citeshttps://doi.org/10.22028/d291-25982openalex-snapshot
The correctness of a distributed real-time system
inferred← citeshttps://doi.org/10.3390/electronics8091057openalex-snapshot
Model-Checking Speculation-Dependent Security Properties: Abstracting and Reducing Processor Models for Sound and Complete Verification
inferred← citeshttps://doi.org/10.48456/tr-512openalex-snapshot
An algebraic framework for modelling and verifying microprocessors using HOL
inferred← citeshttps://doi.org/10.48456/tr-548openalex-snapshot
Formal verification of the ARM6 micro-architecture
inferred← citeshttps://doi.org/10.5555/1998496.1998521openalex-snapshot
Automated formal verification of processors based on architectural models
inferred← citeshttps://doi.org/10.5555/2157654.2157687openalex-snapshot
Desynchronization: Design for verification
inferred← citeshttps://doi.org/10.5753/sscad_estendido.2024.244745openalex-snapshot
ProcessorCI: Integração Contínua para processadores RISC-V em FPGAs
inferred← citeshttps://doi.org/10.6083/m4kh0kkxopenalex-snapshot
Structuring instruction-sets with higher-order functions
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.