On the public citation graph
Distributed-directory scheme: scalable coherent interface
0 signed · 148 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1145/68182.68188openalex-snapshot
Efficient synchronization primitives for large-scale cache-coherent multiprocessors
inferredcites →https://doi.org/10.1145/70082.68188openalex-snapshot
Efficient synchronization primitives for large-scale cache-coherent multiprocessors
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.4330050302openalex-snapshot
Kernel‐Kernel communication in a shared‐memory multiprocessor
inferred← citeshttps://doi.org/10.1002/cpe.788openalex-snapshot
Optimizing operating system performance for CC‐NUMA architectures
inferred← citeshttps://doi.org/10.1006/jpdc.1996.0006openalex-snapshot
A Comparison of Fast and Low Overhead Distributed Priority Locks
inferred← citeshttps://doi.org/10.1007/11823285_49openalex-snapshot
Speeding-Up Synchronizations in DSM Multiprocessors
inferred← citeshttps://doi.org/10.1007/3-540-53065-7_136openalex-snapshot
Scalable cache coherence for large shared memory multiprocessors
inferred← citeshttps://doi.org/10.1007/3-540-55179-4_9openalex-snapshot
A top down approach to the formal specification of SCI cache coherence
inferred← citeshttps://doi.org/10.1007/3-540-55437-8_67openalex-snapshot
Scalable cache coherence for shared memory multiprocessors
inferred← citeshttps://doi.org/10.1007/3-540-56891-3_27openalex-snapshot
SLiD — A cost-effective and Scalable Limited-Directory scheme for cache coherence
inferred← citeshttps://doi.org/10.1007/3-540-60385-9_2openalex-snapshot
Automatic verification of the SCI cache coherence protocol
inferred← citeshttps://doi.org/10.1007/978-0-387-34949-7_4openalex-snapshot
ATM as a memory interconnect in a Desk Area Network
inferred← citeshttps://doi.org/10.1007/978-1-4615-0005-6_22openalex-snapshot
Overview of High Performance Computers
inferred← citeshttps://doi.org/10.1007/978-1-4615-3604-8_12openalex-snapshot
The SCI Cache Coherence Protocol
inferred← citeshttps://doi.org/10.1007/978-1-4615-3604-8_13openalex-snapshot
The MIT Alewife Machine: A Large-Scale Distributed-Memory Multiprocessor
inferred← citeshttps://doi.org/10.1007/978-1-4615-3604-8_8openalex-snapshot
Scalable Cache Coherence Analysis for Shared Memory Multiprocessors
inferred← citeshttps://doi.org/10.1007/978-3-319-14720-8_17openalex-snapshot
Directory Protocols for Distributed Transactional Memory
inferred← citeshttps://doi.org/10.1007/978-3-319-30695-7_8openalex-snapshot
Optimization of a Linked Cache Coherence Protocol for Scalable Manycore Coherence
inferred← citeshttps://doi.org/10.1007/978-3-319-54999-6_9openalex-snapshot
A Method for Fast Evaluation of Sharing Set Management Strategies in Cache Coherence Protocols
inferred← citeshttps://doi.org/10.1007/978-3-540-30102-8_45openalex-snapshot
A Scalable and Adaptive Directory Scheme for Hardware Distributed Shared Memory
inferred← citeshttps://doi.org/10.1007/978-3-642-16023-3_33openalex-snapshot
A Provably Starvation-Free Distributed Directory Protocol
inferred← citeshttps://doi.org/10.1007/978-3-642-93501-5_5openalex-snapshot
Conventional and Connectionist Parallel Computation
inferred← citeshttps://doi.org/10.1007/bf01212527openalex-snapshot
Verifying a distributed list system: A case history
inferred← citeshttps://doi.org/10.1007/bf01901686openalex-snapshot
Mistral-3: Parallel solid modelling
inferred← citeshttps://doi.org/10.1007/bf02948484openalex-snapshot
NONH: A new cache-based coherence protocol for linked list structure DSM system and its performance evaluation
inferred← citeshttps://doi.org/10.1007/bfb0020456openalex-snapshot
On the scalability of demand-driven parallel systems
inferred← citeshttps://doi.org/10.1007/bfb0020471openalex-snapshot
Exploiting parallelism in cache coherency protocol engines
inferred← citeshttps://doi.org/10.1007/bfb0020472openalex-snapshot
Verifying distributed directory-based cache coherence protocols: S3.mp, a case study
inferred← citeshttps://doi.org/10.1007/bfb0057968openalex-snapshot
Reactive proxies: A flexible protocol extension to reduce ccNUMA node controller contention
inferred← citeshttps://doi.org/10.1007/s10586-007-0026-7openalex-snapshot
A middleware approach for pipelining communications in clusters
inferred← citeshttps://doi.org/10.1007/s11227-015-1596-4openalex-snapshot
Are distributed sharing codes a solution to the scalability problem of coherence directories in manycores? An evaluation study
inferred← citeshttps://doi.org/10.1007/s11227-017-2026-6openalex-snapshot
To be silent or not: on the impact of evictions of clean data in cache-coherent multicores
inferred← citeshttps://doi.org/10.1007/s11390-012-1207-2openalex-snapshot
Effcient Handling of Lock Hand-off in DSM Multiprocessors with Buffering Coherence Controllers
inferred← citeshttps://doi.org/10.1016/0165-6074(93)90011-9openalex-snapshot
Directory-based cache coherence scheme using number-balanced binary tree
inferred← citeshttps://doi.org/10.1016/0165-6074(93)90133-6openalex-snapshot
Some practical considerations for the implementer of the SCI network
inferred← citeshttps://doi.org/10.1016/0166-5316(96)00011-9openalex-snapshot
Modelling and validation of shared memory coherency protocols
inferred← citeshttps://doi.org/10.1016/0743-7315(92)90049-sopenalex-snapshot
Hiding shared memory reference latency on the Galactica Net distributed shared memory architecture
inferred← citeshttps://doi.org/10.1016/0965-9978(95)00122-0openalex-snapshot
An interactive engineering tool for parallel HPC applications
inferred← citeshttps://doi.org/10.1016/j.micpro.2004.04.003openalex-snapshot
Multicast performance modeling and evaluation for high-speed unidirectional torus networks
inferred← citeshttps://doi.org/10.1016/j.osn.2011.03.004openalex-snapshot
Indirect cube: A power-efficient topology for compute clusters
inferred← citeshttps://doi.org/10.1016/s0065-2458(00)80003-0openalex-snapshot
Shared-memory multiprocessing: Current state and future directions
inferred← citeshttps://doi.org/10.1016/s0065-2458(08)60546-xopenalex-snapshot
Cache Coherence in Multiprocessors: A Survey
inferred← citeshttps://doi.org/10.1016/s0141-9331(00)00063-6openalex-snapshot
Simulative performance analysis of distributed switching fabrics for SCI-based systems
inferred← citeshttps://doi.org/10.1016/s0141-9331(01)00128-4openalex-snapshot
Performance modeling and evaluation of topologies for low-latency SCI systems
inferred← citeshttps://doi.org/10.1016/s0141-9331(97)00016-1openalex-snapshot
Applying commercial real-time data networks to future military avionics
inferred← citeshttps://doi.org/10.1016/s0141-9331(99)00029-0openalex-snapshot
A shared memory model on a cluster of PCs
inferred← citeshttps://doi.org/10.1016/s1007-0214(07)70177-3openalex-snapshot
Reducing network traffic of token protocol using sharing relation cache
inferred← citeshttps://doi.org/10.1016/s1383-7621(98)00048-4openalex-snapshot
DataScalar: A memory-centric approach to computing
inferred← citeshttps://doi.org/10.1016/s1383-7621(99)00048-xopenalex-snapshot
Broadcast directory: A scalable cache coherent architecture for mesh-connected multiprocessors
inferred← citeshttps://doi.org/10.1017/s0962492912000050openalex-snapshot
High-performance computing systems: Status and outlook
inferred← citeshttps://doi.org/10.1023/a:1008199214034openalex-snapshot
Optimal Clustering of Hierarchical Hyper-Ring Multicomputers
inferred← citeshttps://doi.org/10.1023/a:1019051330479openalex-snapshot
The Network RamDisk: Using remote memory on heterogeneous NOWs
inferred← citeshttps://doi.org/10.1023/a:1025791808283openalex-snapshot
An Evaluation of Some Beowulf Clusters
inferred← citeshttps://doi.org/10.1023/b:ijpp.0000023480.82632.87openalex-snapshot
CAS-DSM: A Compiler Assisted Software Distributed Shared Memory
inferred← citeshttps://doi.org/10.1023/b:ijpp.0000038069.80050.74openalex-snapshot
A New Parallel Skeleton for General Accumulative Computations
inferred← citeshttps://doi.org/10.1023/b:ijpp.0000038070.79088.0bopenalex-snapshot
On the Correctness of Program Execution When Cache Coherence Is Maintained Locally at Data-Sharing Boundaries in Distributed Shared Memory Multiprocessors
inferred← citeshttps://doi.org/10.1080/02533839.1995.9677726openalex-snapshot
Snooping based cache coherence via a reservation based WDMA protocol for large‐scale OIDSM multiprocessors
inferred← citeshttps://doi.org/10.1109/12.755001openalex-snapshot
An efficient tree cache coherence protocol for distributed shared memory multiprocessors
inferred← citeshttps://doi.org/10.1109/12.954507openalex-snapshot
ADir/sub p/NB: a cost-effective way to implement full map directory-based cache coherence protocols
inferred← citeshttps://doi.org/10.1109/2.55500openalex-snapshot
Directory-based cache coherence in large-scale multiprocessors
inferred← citeshttps://doi.org/10.1109/2.84896openalex-snapshot
Computer technology and architecture: an evolving interaction
inferred← citeshttps://doi.org/10.1109/23.281499openalex-snapshot
A high performance data driven packet-switching network for detector data readout and event building in an LHC inner detector experiment
inferred← citeshttps://doi.org/10.1109/40.124376openalex-snapshot
The Scalable Coherent Interface and related standards projects
inferred← citeshttps://doi.org/10.1109/40.331392openalex-snapshot
Hardware approaches to cache coherence in shared-memory multiprocessors. 2
inferred← citeshttps://doi.org/10.1109/5.747863openalex-snapshot
Cache-coherent distributed shared memory: perspectives on its development and future challenges
inferred← citeshttps://doi.org/10.1109/71.246074openalex-snapshot
Improving memory utilization in cache coherence directories
inferred← citeshttps://doi.org/10.1109/92.238421openalex-snapshot
Fully differential optical interconnections for high-speed digital systems
inferred← citeshttps://doi.org/10.1109/array.2016.7832588openalex-snapshot
A novel directory based hybrid cache coherence protocol for shared memory multiprocessors
inferred← citeshttps://doi.org/10.1109/aspdac.1998.669494openalex-snapshot
The MINC (Multistage Interconnection Network with Cache control mechanism) chip
inferred← citeshttps://doi.org/10.1109/clusterworkshops61563.2024.00022openalex-snapshot
Enabling High- Throughput Parallel I/O in Particle-in-Cell Monte Carlo Simulations with openPMD and Darshan I/O Monitoring
inferred← citeshttps://doi.org/10.1109/cmpcon.1992.186732openalex-snapshot
Scalable Coherent Interface: links to the future
inferred← citeshttps://doi.org/10.1109/cmpcon.1994.282943openalex-snapshot
The Scalable Coherent Interface: scaling to high-performance systems
inferred← citeshttps://doi.org/10.1109/empdp.1996.500561openalex-snapshot
Programming shared virtual memory multiprocessors
inferred← citeshttps://doi.org/10.1109/ftpds.1994.494473openalex-snapshot
Redundant linked list based cache coherence protocol
inferred← citeshttps://doi.org/10.1109/hicss.1993.270604openalex-snapshot
A survey of hardware solutions for maintenance of cache coherence in shared memory multiprocessors
inferred← citeshttps://doi.org/10.1109/hicss.1994.323136openalex-snapshot
Simple COMA node implementations
inferred← citeshttps://doi.org/10.1109/hicss.1995.375386openalex-snapshot
A survey of software solutions for maintenance of cache consistency in shared memory multiprocessors
inferred← citeshttps://doi.org/10.1109/hicss.1995.375406openalex-snapshot
Reflective-memory multiprocessor
inferred← citeshttps://doi.org/10.1109/hpca.1999.744339openalex-snapshot
Lightweight hardware distributed shared memory supported by generalized combining
inferred← citeshttps://doi.org/10.1109/hpca.2011.5749726openalex-snapshot
Cuckoo directory: A scalable directory for many-core systems
inferred← citeshttps://doi.org/10.1109/hpca.2017.24openalex-snapshot
Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking
inferred← citeshttps://doi.org/10.1109/hpca51647.2021.00021openalex-snapshot
TSOPER: Efficient Coherence-Based Strict Persistency
inferred← citeshttps://doi.org/10.1109/iccd.2015.7357165openalex-snapshot
Pool directory: Efficient coherence tracking with dynamic directory allocation in many-core systems
inferred← citeshttps://doi.org/10.1109/icecs.1998.814075openalex-snapshot
Electronic design of a high performance interface to the SCI network
inferred← citeshttps://doi.org/10.1109/icpp.1993.25openalex-snapshot
A Hybrid Shared Memory/Message Passing Parallel Machine
inferred← citeshttps://doi.org/10.1109/icpp.1993.75openalex-snapshot
Efficient Use of Dynamically tagged Directories Through Compiler Analysis
inferred← citeshttps://doi.org/10.1109/ipps.1993.262852openalex-snapshot
Linked list cache coherence for scalable shared memory multiprocessors
inferred← citeshttps://doi.org/10.1109/ipps.1994.288308openalex-snapshot
Hardware support for synchronization in the Scalable Coherent Interface (SCI)
inferred← citeshttps://doi.org/10.1109/ipps.1995.395910openalex-snapshot
Fat-tree for local area multiprocessors
inferred← citeshttps://doi.org/10.1109/ipps.1995.395974openalex-snapshot
Using simple page placement policies to reduce the cost of cache fills in coherent shared-memory systems
inferred← citeshttps://doi.org/10.1109/ipps.1999.760473openalex-snapshot
Segment directory enhancing the limited directory cache coherence schemes
inferred← citeshttps://doi.org/10.1109/isca.1998.694793openalex-snapshot
Flexible use of memory for replication/migration in cache-coherent DSM multiprocessors
inferred← citeshttps://doi.org/10.1109/ispan.1996.509027openalex-snapshot
A new cache directory scheme
inferred← citeshttps://doi.org/10.1109/ispan.1997.645056openalex-snapshot
A scalable cache coherent architecture for large-scale mesh-connected multiprocessors
inferred← citeshttps://doi.org/10.1109/isscc.1996.488734openalex-snapshot
Serial networks for computing applications
inferred← citeshttps://doi.org/10.1109/jec-ecc.2013.6766389openalex-snapshot
Hybrid limited-pointer linked-list cache directory and cache coherence protocol
inferred← citeshttps://doi.org/10.1109/lcn.2002.1181846openalex-snapshot
A comparative throughput analysis of Scalable Coherent Interface and Myrinet
inferred← citeshttps://doi.org/10.1109/lcn.2003.1243178openalex-snapshot
A user-level multicast performance comparison of scalable coherent interface and myrinet interconnects
inferred← citeshttps://doi.org/10.1109/lcn.2004.107openalex-snapshot
SCI networking for shared-memory computing in UPC: blueprints of the GASNet SCI conduit
inferred← citeshttps://doi.org/10.1109/naecon.1996.517661openalex-snapshot
An animated graphical simulator for the IEEE 1596 scalable coherent interface, with real-time extensions
inferred← citeshttps://doi.org/10.1109/pact.2013.6618826openalex-snapshot
Generating efficient data movement code for heterogeneous architectures with distributed-memory
inferred← citeshttps://doi.org/10.1109/pccc.1996.493628openalex-snapshot
The JUMP-1 router chip: a versatile router for supporting a distributed shared memory
inferred← citeshttps://doi.org/10.1109/pccc.2003.1203685openalex-snapshot
Performance analysis of HP AlphaServer ES80 vs. SAN-based clusters
inferred← citeshttps://doi.org/10.1109/superc.1992.236668openalex-snapshot
Cache consistency in hierarchical-ring-based multiprocessors
inferred← citeshttps://doi.org/10.1109/tc.2009.138openalex-snapshot
PERFECTORY: A Fault-Tolerant Directory Memory Architecture
inferred← citeshttps://doi.org/10.1109/tc.2012.52openalex-snapshot
Designing a Physical Locality Aware Coherence Protocol for Chip-Multiprocessors
inferred← citeshttps://doi.org/10.1109/tc.2014.2308185openalex-snapshot
ICCI: In-Cache Coherence Information
inferred← citeshttps://doi.org/10.1109/tc.2015.2435790openalex-snapshot
Building Expressive and Area-Efficient Directories with Hybrid Representation and Adaptive Multi-Granular Tracking
inferred← citeshttps://doi.org/10.1109/tns.2002.1003794openalex-snapshot
Data monitoring in high-performance clusters for computing applications
inferred← citeshttps://doi.org/10.1109/tpds.2004.1264797openalex-snapshot
The impact of negative acknowledgments in shared memory scientific applications
inferred← citeshttps://doi.org/10.1117/12.192215openalex-snapshot
Local-Area MultiProcessor: the scalable coherent interface
inferred← citeshttps://doi.org/10.1145/109025.109093openalex-snapshot
Combining hardware and software cache coherence strategies
inferred← citeshttps://doi.org/10.1145/115952.115983openalex-snapshot
Modeling the performance of limited pointers directories for cache coherence
inferred← citeshttps://doi.org/10.1145/115953.115983openalex-snapshot
Modeling the performance of limited pointers directories for cache coherence
inferred← citeshttps://doi.org/10.1145/122576.122588openalex-snapshot
An argument against scalable cache coherency
inferred← citeshttps://doi.org/10.1145/125826.125941openalex-snapshot
Delayed consistency and its effects on the miss rate of parallel programs
inferred← citeshttps://doi.org/10.1145/1353522.1353532openalex-snapshot
The case for simple, visible cache coherency
inferred← citeshttps://doi.org/10.1145/139669.139704openalex-snapshot
Towards a shared-memory massively parallel multiprocessor
inferred← citeshttps://doi.org/10.1145/143365.143540openalex-snapshot
Closing the window of vulnerability in multiphase memory transactions
inferred← citeshttps://doi.org/10.1145/143371.143540openalex-snapshot
Closing the window of vulnerability in multiphase memory transactions
inferred← citeshttps://doi.org/10.1145/146628.139704openalex-snapshot
Towards a shared-memory massively parallel multiprocessor
inferred← citeshttps://doi.org/10.1145/158439.158907openalex-snapshot
Cache coherence in large-scale shared-memory multiprocessors
inferred← citeshttps://doi.org/10.1145/169627.169821openalex-snapshot
Cache coherence using local knowledge
inferred← citeshttps://doi.org/10.1145/1854273.1854293openalex-snapshot
Proximity coherence for chip multiprocessors
inferred← citeshttps://doi.org/10.1145/218646.218651openalex-snapshot
A comprehensive bibliography of distributed shared memory
inferred← citeshttps://doi.org/10.1145/248621.248624openalex-snapshot
Verification techniques for cache coherence protocols
inferred← citeshttps://doi.org/10.1145/330560.330979openalex-snapshot
Performance of the hyper-ring multicomputer
inferred← citeshttps://doi.org/10.1145/379189.379198openalex-snapshot
Two economical directory schemes for large-scale cache coherent multiprocessors
inferred← citeshttps://doi.org/10.1145/643114.643116openalex-snapshot
Parallel simulation of chip-multiprocessor architectures
inferred← citeshttps://doi.org/10.18130/v3gv21openalex-snapshot
Highly Concurrent Cache Coherence Protocols
inferred← citeshttps://doi.org/10.20868/upm.thesis.10249openalex-snapshot
Coherencia de Cache en Sistemas de Ficheros para Entornos Distribuidos y Paralelos
inferred← citeshttps://doi.org/10.21236/ada237629openalex-snapshot
LimitLESS Directories: A Scalable Cache Coherence Scheme
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.