On the public citation graph
Virtualized FPGA Accelerators for Efficient Cloud Computing
0 signed · 172 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1049/ip-cdt:20045086openalex-snapshot
Reconfigurable computing: architectures and design methods
inferredcites →https://doi.org/10.1109/2.839324openalex-snapshot
PipeRench: a reconfigurable architecture and compiler
inferredcites →https://doi.org/10.1109/cloudcom.2010.69openalex-snapshot
Performance Analysis of High Performance Computing Applications on the Amazon Web Services Cloud
inferredcites →https://doi.org/10.1109/fccm.2014.42openalex-snapshot
FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack
inferredcites →https://doi.org/10.1109/fpl.2009.5272532openalex-snapshot
Performance comparison of FPGA, GPU and CPU in image processing
inferredcites →https://doi.org/10.1109/fpl.2012.6339242openalex-snapshot
FPGAs for trusted cloud computing
inferredcites →https://doi.org/10.1109/fpl.2013.6645504openalex-snapshot
RIFFA 2.0: A reusable integration framework for FPGA accelerators
inferredcites →https://doi.org/10.1109/fpl.2014.6927507openalex-snapshot
DyRACT: A partial reconfiguration enabled accelerator and test platform
inferredcites →https://doi.org/10.1109/hotchips.2014.7478821openalex-snapshot
SDA: Software-defined accelerator for large-scale DNN systems
inferredcites →https://doi.org/10.1109/isca.2014.6853195openalex-snapshot
A reconfigurable fabric for accelerating large-scale datacenter services
inferredcites →https://doi.org/10.1109/isvlsi.2010.84openalex-snapshot
BLAS Comparison on FPGA, CPU and GPU
inferredcites →https://doi.org/10.1109/les.2014.2314390openalex-snapshot
ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq
inferredcites →https://doi.org/10.1145/1996130.1996160openalex-snapshot
Supporting GPU sharing in cloud environments with a transparent runtime consolidation framework
inferredcites →https://doi.org/10.1145/2678373.2665678openalex-snapshot
A reconfigurable fabric for accelerating large-scale datacenter services
inferredcites →https://doi.org/10.1145/359842.359859openalex-snapshot
A fast string searching algorithm
inferredcites →https://doi.org/10.5555/2170444.2170448openalex-snapshot
Heterogeneity-aware resource allocation and scheduling in the cloud
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119818298.ch11openalex-snapshot
Maintaining Communication Consistency During Task Migrations in Heterogeneous Reconfigurable Devices
inferred← citeshttps://doi.org/10.1002/ett.4429openalex-snapshot
A minimal resource high‐speed routing lookup mechanism for servers with NetFPGAs
inferred← citeshttps://doi.org/10.1007/978-3-031-45395-3_2openalex-snapshot
Domain Isolation and Access Control in Multi-tenant Cloud FPGAs
inferred← citeshttps://doi.org/10.1007/978-3-031-45395-3_4openalex-snapshot
Remote Physical Attacks on FPGAs at the Electrical Level
inferred← citeshttps://doi.org/10.1007/978-3-319-58667-0_22openalex-snapshot
Metrics for Energy-Aware Software Optimisation
inferred← citeshttps://doi.org/10.1007/978-3-319-78890-6_6openalex-snapshot
Efficient Hardware Acceleration of Recommendation Engines: A Use Case on Collaborative Filtering
inferred← citeshttps://doi.org/10.1007/978-3-319-92792-3_3openalex-snapshot
dReDBox: A Disaggregated Architectural Perspective for Data Centers
inferred← citeshttps://doi.org/10.1007/978-981-15-3418-8_10openalex-snapshot
Virtual FPGA Placement with an Efficient Ant Colony Optimization
inferred← citeshttps://doi.org/10.1007/978-981-15-7345-3_51openalex-snapshot
Vulnerability Analysis of FPGA Through Side-Channel Attacks in Cloud
inferred← citeshttps://doi.org/10.1007/s11227-020-03240-yopenalex-snapshot
EAAM: Energy-aware application management strategy for FPGA-based IoT-Cloud environments
inferred← citeshttps://doi.org/10.1007/s11227-021-03863-9openalex-snapshot
A novel virtual machine placement algorithm using RF element in cloud infrastructure
inferred← citeshttps://doi.org/10.1007/s11265-023-01841-3openalex-snapshot
AEx: Automated High-Level Synthesis of Compiler Programmable Co-Processors
inferred← citeshttps://doi.org/10.1007/s11704-022-2127-0openalex-snapshot
FPGA sharing in the cloud: a comprehensive analysis
inferred← citeshttps://doi.org/10.1007/s41635-024-00155-5openalex-snapshot
High-Confidence Remote Power Analysis on Heterogeneous SoCs
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2021.106996openalex-snapshot
Field-programmable gate arrays in a low power vision system
inferred← citeshttps://doi.org/10.1016/j.future.2019.11.040openalex-snapshot
A model for distributed in-network and near-edge computing with heterogeneous hardware
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.07.010openalex-snapshot
A platform for FPGA virtualization in clouds and data centers
inferred← citeshttps://doi.org/10.1016/j.sysarc.2017.06.001openalex-snapshot
Extended overlay architectures for heterogeneous FPGA cluster management
inferred← citeshttps://doi.org/10.1051/epjconf/201921407029openalex-snapshot
FaaM: FPGA-as-a-Microservice - A Case Study for Data Compression
inferred← citeshttps://doi.org/10.1051/j3ea/20222050openalex-snapshot
Les Systèmes Embarqués Reconfigurables enseignés à des automaticiens
inferred← citeshttps://doi.org/10.1063/1.5129306openalex-snapshot
The building blocks of a brain-inspired computer
inferred← citeshttps://doi.org/10.1109/access.2017.2661582openalex-snapshot
Virtualized Execution Runtime for FPGA Accelerators in the Cloud
inferred← citeshttps://doi.org/10.1109/access.2019.2906910openalex-snapshot
Cloud-Based FPGA Custom Computing Machines for Streaming Applications
inferred← citeshttps://doi.org/10.1109/access.2024.3483460openalex-snapshot
The NAIL Accelerator Interface Layer for Low Latency FPGA Offload
inferred← citeshttps://doi.org/10.1109/asap49362.2020.00030openalex-snapshot
Architecture Support for FPGA Multi-tenancy in the Cloud
inferred← citeshttps://doi.org/10.1109/cads50570.2020.9211860openalex-snapshot
Real Vulnerabilities in Partial Reconfigurable Design Cycles; Case Study for Implementation of Hardware Security Modules
inferred← citeshttps://doi.org/10.1109/ccis57298.2022.10016316openalex-snapshot
Minimizing the Average Job Completion Time for Acceleration Systems in Cloud Computing
inferred← citeshttps://doi.org/10.1109/cloud.2016.0013openalex-snapshot
RC3E: Reconfigurable Accelerators in Data Centres and Their Provision by Adapted Service Models
inferred← citeshttps://doi.org/10.1109/cloud53861.2021.00047openalex-snapshot
A Case for Function-as-a-Service with Disaggregated FPGAs
inferred← citeshttps://doi.org/10.1109/dessert.2018.8409108openalex-snapshot
Method of development and deployment of reconfigurable FPGA-based projects in cloud infrastructure
inferred← citeshttps://doi.org/10.1109/dicct61038.2024.10533053openalex-snapshot
FPGAs as Hardware Accelerators in Data Centers: A Survey From the Data Centric Perspective
inferred← citeshttps://doi.org/10.1109/dsd51259.2020.00033openalex-snapshot
Hardware and Software Components towards the Integration of Network-Attached Accelerators into Data Centers
inferred← citeshttps://doi.org/10.1109/dsd57027.2022.00011openalex-snapshot
Towards Hardware Support for FPGA Resource Elasticity
inferred← citeshttps://doi.org/10.1109/dtis.2018.8368557openalex-snapshot
Trading-off reliability and performance in FPGA-based reconfigurable heterogeneous systems
inferred← citeshttps://doi.org/10.1109/eurosp51992.2021.00040openalex-snapshot
SoK: Secure FPGA Multi-Tenancy in the Cloud: Challenges and Opportunities
inferred← citeshttps://doi.org/10.1109/ficloud.2018.00011openalex-snapshot
Economic Considerations for Integrating Massively Parallel Heterogeneous Devices into the Cloud
inferred← citeshttps://doi.org/10.1109/fpga4gpc.2017.8008959openalex-snapshot
A cost-effective approach for efficient time-sharing of reconfigurable architectures
inferred← citeshttps://doi.org/10.1109/fpl.2016.7577381openalex-snapshot
A survey on reconfigurable accelerators for cloud computing
inferred← citeshttps://doi.org/10.1109/fpl.2018.00029openalex-snapshot
Providing Multi-tenant Services with FPGAs: Case Study on a Key-Value Store
inferred← citeshttps://doi.org/10.1109/fpl.2018.00031openalex-snapshot
A Survey on FPGA Virtualization
inferred← citeshttps://doi.org/10.1109/fpl50879.2020.00061openalex-snapshot
Partial Reconfiguration for Design Optimization
inferred← citeshttps://doi.org/10.1109/fpl50879.2020.00064openalex-snapshot
Characterizing Latency Overheads in the Deployment of FPGA Accelerators
inferred← citeshttps://doi.org/10.1109/fpl53798.2021.00048openalex-snapshot
Pharos: a Multi-FPGA Performance Monitor
inferred← citeshttps://doi.org/10.1109/fpl57034.2022.00065openalex-snapshot
Assessing the Effectiveness of Active Fences Against SCAs for Multi-Tenant FPGAs
inferred← citeshttps://doi.org/10.1109/fpl57034.2022.00066openalex-snapshot
Breaking an FPGA-Integrated NIST SP 800-193 Compliant TRNG Hard-IP Core with On-Chip Voltage-Based Fault Attacks
inferred← citeshttps://doi.org/10.1109/fpt.2018.00035openalex-snapshot
Secure Hardware Kernels Execution in CPU+FPGA Heterogeneous Cloud
inferred← citeshttps://doi.org/10.1109/fpt.2018.00048openalex-snapshot
Improving Confidentiality in Virtualized FPGAs
inferred← citeshttps://doi.org/10.1109/fpt.2018.00055openalex-snapshot
Checking for Electrical Level Security Threats in Bitstreams for Multi-tenant FPGAs
inferred← citeshttps://doi.org/10.1109/host55342.2024.10545350openalex-snapshot
Trained to Leak: Hiding Trojan Side-Channels in Neural Network Weights
inferred← citeshttps://doi.org/10.1109/hpca68181.2026.11408539openalex-snapshot
AUM: Unleashing the Efficiency Potential of Shared Processors with Accelerator Units for LLM Serving
inferred← citeshttps://doi.org/10.1109/hpcs.2018.00090openalex-snapshot
A Novel Framework for the Seamless Integration of FPGA Accelerators with Big Data Analytics Frameworks in Heterogeneous Data Centers
inferred← citeshttps://doi.org/10.1109/i-pact44901.2019.8960016openalex-snapshot
Improving overall parallelism in AES accelerator using BRAM and multiple input blocks
inferred← citeshttps://doi.org/10.1109/iccad45719.2019.8942094openalex-snapshot
Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs
inferred← citeshttps://doi.org/10.1109/iccad51958.2021.9643485openalex-snapshot
LoopBreaker: Disabling Interconnects to Mitigate Voltage-Based Attacks in Multi-Tenant FPGAs
inferred← citeshttps://doi.org/10.1109/iccsnt47585.2019.8962456openalex-snapshot
A Cooperative Method of Task Scheduling based on FPGA Cloud Platform
inferred← citeshttps://doi.org/10.1109/icee52715.2021.9544500openalex-snapshot
VM Placement in Accelerator-Equipped Data Centers Using Variable-Length Modified Genetic Algorithm
inferred← citeshttps://doi.org/10.1109/iciea51954.2021.9516225openalex-snapshot
A Real-time Reconfigurable Edge computing System in Industrial Internet of Things Based on FPGA
inferred← citeshttps://doi.org/10.1109/icm66518.2025.11322478openalex-snapshot
Resource-Efficient Convolutional Tsetlin Machine Accelerator for Real-Time Image Classification on FPGAs
inferred← citeshttps://doi.org/10.1109/icrc2020.2020.00008openalex-snapshot
Virtualizing Analog Mesh Computers: The Case of a Photonic PDE Solving Accelerator
inferred← citeshttps://doi.org/10.1109/icrc64395.2024.10937025openalex-snapshot
Accelerating PDEs with Chiplet-Based Processing Chains
inferred← citeshttps://doi.org/10.1109/ictc46691.2019.8939758openalex-snapshot
Performance Analysis of Adaptive Resource Allocation Scheme for OpenCL-based FPGA Virtualization System
inferred← citeshttps://doi.org/10.1109/ipdps49936.2021.00117openalex-snapshot
High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers
inferred← citeshttps://doi.org/10.1109/ipdpsw52791.2021.00032openalex-snapshot
Performance Study of Multi-tenant Cloud FPGAs
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00044openalex-snapshot
Hetero-ViTAL: A Virtualization Stack for Heterogeneous FPGA Clusters
inferred← citeshttps://doi.org/10.1109/iscas46773.2023.10181609openalex-snapshot
SS-AXI: Secure and Safe Access Control Mechanism for Multi-Tenant Cloud FPGAs
inferred← citeshttps://doi.org/10.1109/ises52644.2021.00093openalex-snapshot
AccGuard: Secure and Trusted Computation on Remote FPGA Accelerators
inferred← citeshttps://doi.org/10.1109/ispass55109.2022.00026openalex-snapshot
Spatiotemporal Strategies for Long-Term FPGA Resource Management
inferred← citeshttps://doi.org/10.1109/isvlsi.2017.70openalex-snapshot
AEGLE's Cloud Infrastructure for Resource Monitoring and Containerized Accelerated Analytics
inferred← citeshttps://doi.org/10.1109/itce.2019.8646322openalex-snapshot
On Network Systems Design: Pushing the Performance Envelope via FPGA Prototyping
inferred← citeshttps://doi.org/10.1109/jproc.2023.3330729openalex-snapshot
A Visionary Look at the Security of Reconfigurable Cloud Computing
inferred← citeshttps://doi.org/10.1109/lats70329.2026.11480311openalex-snapshot
PowerCourt: Formally Judging Benign-Looking Circuits in Multi-Tenant FPGA Environments
inferred← citeshttps://doi.org/10.1109/mcom.2019.1800506openalex-snapshot
Acceleration at the Edge for Supporting SMEs Security: The FORTIKA Paradigm
inferred← citeshttps://doi.org/10.1109/mcsoc.2016.21openalex-snapshot
NoC Based Virtualized Accelerators for Cloud Computing
inferred← citeshttps://doi.org/10.1109/mcsoc.2017.32openalex-snapshot
Run-Time Scalable NoC for FPGA Based Virtualized IPs
inferred← citeshttps://doi.org/10.1109/mdat.2020.2968248openalex-snapshot
Remote Electrical-level Security Threats to Multi-Tenant FPGAs
inferred← citeshttps://doi.org/10.1109/mdat.2022.3151022openalex-snapshot
Remote Fault Attacks in Multitenant Cloud FPGAs
inferred← citeshttps://doi.org/10.1109/norchip.2019.8906940openalex-snapshot
Dynamic Resource Allocation for HEVC Encoding in FPGA-Accelerated SDN Cloud
inferred← citeshttps://doi.org/10.1109/reconfig.2017.8279822openalex-snapshot
Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources
inferred← citeshttps://doi.org/10.1109/samos.2017.8344606openalex-snapshot
RACOS: Transparent access and virtualization of reconfigurable hardware accelerators
inferred← citeshttps://doi.org/10.1109/samos.2017.8344620openalex-snapshot
FPGA-based evaluation platform for disaggregated computing
inferred← citeshttps://doi.org/10.1109/sbcci55532.2022.9893223openalex-snapshot
On the benefits of Collaborative Thread Throttling and HLS-Versioning in CPU-FPGA Environments
inferred← citeshttps://doi.org/10.1109/sbesc65055.2024.10771920openalex-snapshot
An Automatic Framework for Collaborative CPU Thread Throttling and FPGA HLS-Versioning
inferred← citeshttps://doi.org/10.1109/services.2019.00049openalex-snapshot
Space-Based Computing Platform Based on SoC FPGA
inferred← citeshttps://doi.org/10.1109/smartcloud49737.2020.00014openalex-snapshot
A Hardware/Software Framework for the Integration of FPGA-based Accelerators into Cloud Computing Infrastructures
inferred← citeshttps://doi.org/10.1109/smc53992.2023.10394345openalex-snapshot
Lightweight Cryptography Implementation for Internet of Things Network on FPGA
inferred← citeshttps://doi.org/10.1109/sp.2018.00049openalex-snapshot
FPGA-Based Remote Power Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/tc.2025.3566874openalex-snapshot
THEMIS: Time, Heterogeneity, and Energy Minded Scheduling for Fair Multi-Tenant Use in FPGAs
inferred← citeshttps://doi.org/10.1109/tcad.2024.3443769openalex-snapshot
Meta-Scanner: Detecting Fault Attacks via Scanning FPGA Designs Metadata
inferred← citeshttps://doi.org/10.1109/tcad.2026.3661431openalex-snapshot
NeuroSchedule2.0: A Novel GNN-Based Scheduling Method With RL-Based Preprocessing Optimization for High-Level Synthesis
inferred← citeshttps://doi.org/10.1109/tcc.2017.2665493openalex-snapshot
Speedy Cloud: Cloud Computing with Support for Hardware Acceleration Services
inferred← citeshttps://doi.org/10.1109/tcc.2018.2874011openalex-snapshot
FPGA Resource Pooling in Cloud Computing
inferred← citeshttps://doi.org/10.1109/tpds.2018.2829860openalex-snapshot
Minimize the Make-span of Batched Requests for FPGA Pooling in Cloud Computing
inferred← citeshttps://doi.org/10.1109/tpds.2021.3063670openalex-snapshot
A Survey of System Architectures and Techniques for FPGA Virtualization
inferred← citeshttps://doi.org/10.1109/tpds.2021.3116859openalex-snapshot
Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation
inferred← citeshttps://doi.org/10.1109/tsc.2020.2976012openalex-snapshot
FPGAaaS: A Survey of Infrastructures and Systems
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2919644openalex-snapshot
The Costs of Confidentiality in Virtualized FPGAs
inferred← citeshttps://doi.org/10.1145/3039902.3039913openalex-snapshot
Migration of long-running Tasks between Reconfigurable Resources using Virtualization
inferred← citeshttps://doi.org/10.1145/3193827openalex-snapshot
FPGA Dynamic and Partial Reconfiguration
inferred← citeshttps://doi.org/10.1145/3240765.3240841openalex-snapshot
Remote inter-chip power analysis side-channel attacks at board-level
inferred← citeshttps://doi.org/10.1145/3284557.3284563openalex-snapshot
A Study of Reconfigurable Accelerators for Cloud Computing
inferred← citeshttps://doi.org/10.1145/3289602.3293903openalex-snapshot
The Network Management Unit (NMU)
inferred← citeshttps://doi.org/10.1145/3297156.3297241openalex-snapshot
Research and Design of Reconfigurable Security Resource Pool Framework
inferred← citeshttps://doi.org/10.1145/3321551openalex-snapshot
The Power-optimised Software Envelope
inferred← citeshttps://doi.org/10.1145/3328222openalex-snapshot
Mitigating Electrical-level Attacks towards Secure Multi-Tenant FPGAs in the Cloud
inferred← citeshttps://doi.org/10.1145/3373087.3375305openalex-snapshot
Maximizing the Serviceability of Partially Reconfigurable FPGA Systems in Multi-tenant Environment
inferred← citeshttps://doi.org/10.1145/3373376.3378482openalex-snapshot
A Hypervisor for Shared-Memory FPGA Platforms
inferred← citeshttps://doi.org/10.1145/3373376.3378491openalex-snapshot
Virtualizing FPGAs in the Cloud
inferred← citeshttps://doi.org/10.1145/3378679.3394534openalex-snapshot
Quantifying the latency benefits of near-edge and in-network FPGA acceleration
inferred← citeshttps://doi.org/10.1145/3445814.3446755openalex-snapshot
Compiler-driven FPGA virtualization with SYNERGY
inferred← citeshttps://doi.org/10.1145/3460229openalex-snapshot
Voltage-Based Covert Channels Using FPGAs
inferred← citeshttps://doi.org/10.1145/3474058openalex-snapshot
Deploying Multi-tenant FPGAs within Linux-based Cloud Infrastructure
inferred← citeshttps://doi.org/10.1145/3506713openalex-snapshot
The Future of FPGA Acceleration in Datacenters and the Cloud
inferred← citeshttps://doi.org/10.1145/3544971openalex-snapshot
Virtualizing a Post-Moore’s Law Analog Mesh Processor: The Case of a Photonic PDE Accelerator
inferred← citeshttps://doi.org/10.1145/3582016.3582048openalex-snapshot
Reconfigurable Virtual Memory for FPGA-Driven I/O
inferred← citeshttps://doi.org/10.1145/3585521openalex-snapshot
ZyPR: End-to-end Build Tool and Runtime Manager for Partial Reconfiguration of FPGA SoCs at the Edge
inferred← citeshttps://doi.org/10.1145/3613903openalex-snapshot
Compiler-Driven FPGA Virtualization with SYNERGY
inferred← citeshttps://doi.org/10.1145/3626202.3637564openalex-snapshot
SuperNIC: An FPGA-Based, Cloud-Oriented SmartNIC
inferred← citeshttps://doi.org/10.1145/3643825openalex-snapshot
Flexible Updating of Internet of Things Computing Functions through Optimizing Dynamic Partial Reconfiguration
inferred← citeshttps://doi.org/10.1145/3648475openalex-snapshot
Architectural Support for Sharing, Isolating and Virtualizing FPGA Resources
inferred← citeshttps://doi.org/10.1145/3652892.3700782openalex-snapshot
vPIM: Processing-in-Memory Virtualization
inferred← citeshttps://doi.org/10.1145/3676641.3716259openalex-snapshot
Harmonia: A Unified Framework for Heterogeneous FPGA Acceleration in the Cloud
inferred← citeshttps://doi.org/10.1145/3695053.3731094openalex-snapshot
Nyx: Virtualizing dataflow execution on shared FPGA platforms
inferred← citeshttps://doi.org/10.1145/3713078openalex-snapshot
Multi-Tenant Cloud FPGA: A Survey on Security, Trust, and Privacy
inferred← citeshttps://doi.org/10.1155/2016/4670271openalex-snapshot
FPGA-Aware Scheduling Strategies at Hypervisor Level in Cloud Environments
inferred← citeshttps://doi.org/10.1201/9781003337492-4openalex-snapshot
The FORTIKA Accelerated Edge Solution for Automating SMEs Security
inferred← citeshttps://doi.org/10.1515/itit-2020-0017openalex-snapshot
Exploring hardware accelerator offload for the Internet of Things
inferred← citeshttps://doi.org/10.21203/rs.3.rs-2466859/v1openalex-snapshot
HRAV: Hierarchical virtual machine placement algorithm in multi-hierarchy RF cloud architecture
inferred← citeshttps://doi.org/10.21608/ejhm.2021.194056openalex-snapshot
Effect of Implementing an Educational Program on Parental Knowledge and Practice About Febrile Convulsion
inferred← citeshttps://doi.org/10.23919/date.2018.8342177openalex-snapshot
An inside job: Remote power analysis attacks on FPGAs
inferred← citeshttps://doi.org/10.23919/date51398.2021.9473938openalex-snapshot
Stealthy Logic Misuse for Power Analysis Attacks in Multi-Tenant FPGAs
inferred← citeshttps://doi.org/10.23919/date58400.2024.10546527openalex-snapshot
Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes
inferred← citeshttps://doi.org/10.23919/fpl.2017.8056761openalex-snapshot
In-network online data analytics with FPGAs
inferred← citeshttps://doi.org/10.23919/fpl.2017.8056788openalex-snapshot
VineTalk: Simplifying software access and sharing of FPGAs in datacenters
inferred← citeshttps://doi.org/10.23919/ifipnetworking70592.2026.11579163openalex-snapshot
Application-Level Function Pipelines on In-Network FPGA Accelerators
inferred← citeshttps://doi.org/10.3390/cryptography8030036openalex-snapshot
Natural Language Processing for Hardware Security: Case of Hardware Trojan Detection in FPGAs
inferred← citeshttps://doi.org/10.3390/cryptography9010005openalex-snapshot
Leveraging Neural Trojan Side-Channels for Output Exfiltration
inferred← citeshttps://doi.org/10.3390/electronics10161927openalex-snapshot
AccelSDP: A Reconfigurable Accelerator for Software Data Plane Based on FPGA SmartNIC
inferred← citeshttps://doi.org/10.3390/electronics12020382openalex-snapshot
Information Systems Strategy and Security Policy: A Conceptual Framework
inferred← citeshttps://doi.org/10.3390/fi12040064openalex-snapshot
Revisiting the High-Performance Reconfigurable Computing for Future Datacenters
inferred← citeshttps://doi.org/10.3390/mi14101913openalex-snapshot
Dynamically Scalable NoC Architecture for Implementing Run-Time Reconfigurable Applications
inferred← citeshttps://doi.org/10.46586/tches.v2018.i3.44-68openalex-snapshot
FPGAhammer: Remote Voltage Fault Attacks on Shared FPGAs, suitable for DFA on AES
inferred← citeshttps://doi.org/10.46586/tches.v2020.i3.121-146openalex-snapshot
CPAmap: On the Complexity of Secure FPGA Virtualization, Multi-Tenancy, and Physical Design
inferred← citeshttps://doi.org/10.48550/arxiv.1705.02730openalex-snapshot
Resource-Aware Just-in-Time OpenCL Compiler for Coarse-Grained FPGA Overlays
inferred← citeshttps://doi.org/10.48550/arxiv.1904.03838openalex-snapshot
Criteria and Approaches for Virtualization on Modern FPGAs
inferred← citeshttps://doi.org/10.48550/arxiv.2001.09990openalex-snapshot
FOS: A Modular FPGA Operating System for Dynamic Workloads
inferred← citeshttps://doi.org/10.48550/arxiv.2009.13914openalex-snapshot
SoK: On the Security Challenges and Risks of Multi-Tenant FPGAs in the Cloud
inferred← citeshttps://doi.org/10.5121/csit.2020.10110openalex-snapshot
Computer Science & Information Technology (CS & IT)
inferred← citeshttps://doi.org/10.5121/csit.2020.101106openalex-snapshot
VirtFun: Function Offload Methodology to Virtualized Environment
inferred← citeshttps://doi.org/10.5555/3291168.3291177openalex-snapshot
Sharing, protection, and compatibility for reconfigurable fabric with Amorphos
inferred← citeshttps://doi.org/10.70675/4aee6638zf3c5z44c2z95afza6cea3672b37openalex-snapshot
Run-time scalable NoC for virtualized FPGA based accelerators as cloud services
inferred← citeshttps://doi.org/10.70675/9c8bc8f7z596cz4f1az9c61zf731461dfc75openalex-snapshot
Intégration matériel/logiciel sur FPGA à l'aide d'une stratégie de communication par messages
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.