On the public citation graph
Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints
0 signed · 64 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4615-2325-3openalex-snapshot
Low Power Digital CMOS Design
inferredcites →https://doi.org/10.1109/codess.2003.1275270openalex-snapshot
Pareto-optimization-based run-time task scheduling for embedded systems
inferredcites →https://doi.org/10.1109/date.2003.1253581openalex-snapshot
Improving the efficiency of memory partitioning by address clustering
inferredcites →https://doi.org/10.1109/date.2003.1253667openalex-snapshot
Flexible and formal modeling of microprocessors with application to retargetable simulation
inferredcites →https://doi.org/10.1109/date.2004.1268898openalex-snapshot
Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems
inferredcites →https://doi.org/10.1109/date.2005.250openalex-snapshot
Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints
inferredcites →https://doi.org/10.1109/date.2006.243828openalex-snapshot
Procrastinating voltage scheduling with discrete frequency sets
inferredcites →https://doi.org/10.1109/iccad.2003.159667openalex-snapshot
Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems
inferredcites →https://doi.org/10.1109/iccad.2005.1560110openalex-snapshot
Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications
inferredcites →https://doi.org/10.1109/jssc.2003.810058openalex-snapshot
A 4.5-GHz 130-nm 32-KB L0 cache with a leakage-tolerant self reverse-bias bitline scheme
inferredcites →https://doi.org/10.1109/mc.2003.1193229openalex-snapshot
Systemc cosimulation and emulation of multiprocessor soc designs
inferredcites →https://doi.org/10.1109/micro.2004.25openalex-snapshot
MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms
inferredcites →https://doi.org/10.1109/real.2001.990599openalex-snapshot
Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems
inferredcites →https://doi.org/10.1109/real.2001.990600openalex-snapshot
Dynamic and aggressive scheduling techniques for power-aware real-time systems
inferredcites →https://doi.org/10.1109/rttas.2004.1317252openalex-snapshot
Feedback EDF scheduling exploiting dynamic voltage scaling
inferredcites →https://doi.org/10.1109/sfcs.1995.492493openalex-snapshot
A scheduling model for reduced CPU energy
inferredcites →https://doi.org/10.1109/tc.2004.35openalex-snapshot
PACE: a new approach to dynamic voltage scaling
inferredcites →https://doi.org/10.1109/tcad.2005.853703openalex-snapshot
Optimal intratask dynamic voltage-scaling technique and its practical extensions
inferredcites →https://doi.org/10.1145/1065579.1065816openalex-snapshot
Optimal procrastinating voltage scheduling for hard real-time systems
inferredcites →https://doi.org/10.1145/280756.280894openalex-snapshot
Voltage scheduling problem for dynamically variable voltage processors
inferredcites →https://doi.org/10.1145/288548.289105openalex-snapshot
On-line scheduling of hard real-time tasks on variable voltage processor
inferredcites →https://doi.org/10.1145/383082.383092openalex-snapshot
Hard real-time scheduling for low-energy using stochastic data and DVS processors
inferredcites →https://doi.org/10.1145/500001.500060openalex-snapshot
Considering power variations of DVS processing elements for energy minimisation in distributed systems
inferredcites →https://doi.org/10.1145/513918.513966openalex-snapshot
Task scheduling and voltage selection for energy minimization
inferredcites →https://doi.org/10.1145/513965.513966openalex-snapshot
Task scheduling and voltage selection for energy minimization
inferredcites →https://doi.org/10.1145/774572.774678openalex-snapshot
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
inferredcites →https://doi.org/10.1145/944645.944680openalex-snapshot
Pareto-optimization-based run-time task scheduling for embedded systems
inferredcites →https://doi.org/10.1145/988952.989049openalex-snapshot
Cycle-accurate power analysis for multiprocessor systems-on-a-chip
inferredcites →https://doi.org/10.1145/996566.996597openalex-snapshot
Profile-based optimal intra-task voltage scheduling for hard real-time applications
inferredcites →https://doi.org/10.5555/266388.266562openalex-snapshot
Embedded program timing analysis based on path clustering and architecture classification
inferredcites →https://doi.org/10.5555/789083.1022785openalex-snapshot
Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation
inferredcites →https://doi.org/10.5555/968878.969002openalex-snapshot
Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems
inferredcites →https://doi.org/10.5555/996070.1009865openalex-snapshot
Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/s11265-008-0302-7openalex-snapshot
Run-time Task Overlapping on Multiprocessor Platforms
inferred← citeshttps://doi.org/10.1016/j.micpro.2013.07.008openalex-snapshot
A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip
inferred← citeshttps://doi.org/10.1109/aiccsa.2007.370928openalex-snapshot
System Level Voltage Scheduling Technique Using UML-RT Model
inferred← citeshttps://doi.org/10.1109/aspdac.2007.358102openalex-snapshot
CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time
inferred← citeshttps://doi.org/10.1109/date.2009.5090698openalex-snapshot
Energy efficient multiprocessor task scheduling under input-dependent variation
inferred← citeshttps://doi.org/10.1109/estmed.2007.4375801openalex-snapshot
Run-time Task Overlapping on Multiprocessor Platforms
inferred← citeshttps://doi.org/10.1109/ipdps.2011.284openalex-snapshot
A Fast Heuristic for Scheduling Parallel Software with Respect to Energy and Timing Constraints
inferred← citeshttps://doi.org/10.1109/jetcas.2016.2538618openalex-snapshot
Associative Memristive Memory for Approximate Computing in GPUs
inferred← citeshttps://doi.org/10.1109/rtcsa.2006.8openalex-snapshot
A Quasi-Static Approach to Minimizing Energy Consumption in Real-Time Systems under Reward Constraints
inferred← citeshttps://doi.org/10.1109/tcad.2008.923077openalex-snapshot
Stochastic Modeling and Optimization for Energy Management in Multicore Systems: A Video Decoding Case Study
inferred← citeshttps://doi.org/10.1109/tvlsi.2006.884152openalex-snapshot
Quasi-Static Assignment of Voltages and Optional Cycles in Imprecise-Computation Systems With Energy Considerations
inferred← citeshttps://doi.org/10.1109/tvlsi.2007.891101openalex-snapshot
Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection
inferred← citeshttps://doi.org/10.1109/tvlsi.2009.2030199openalex-snapshot
Quasi-Static Voltage Scaling for Energy Minimization With Time Constraints
inferred← citeshttps://doi.org/10.1109/tvlsi.2010.2057520openalex-snapshot
Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs
inferred← citeshttps://doi.org/10.1109/tvlsi.2011.2157542openalex-snapshot
Temperature-Aware Idle Time Distribution for Leakage Energy Optimization
inferred← citeshttps://doi.org/10.1109/ucc.2012.47openalex-snapshot
Thermal Aware Processor Operation Point Management
inferred← citeshttps://doi.org/10.1109/vlsid.2007.75openalex-snapshot
Energy Driven Application SelfAdaptation
inferred← citeshttps://doi.org/10.1145/1086297.1086321openalex-snapshot
Intra-task scenario-aware voltage scheduling
inferred← citeshttps://doi.org/10.1145/1176760.1176781openalex-snapshot
Probabilistic arithmetic and energy efficient embedded signal processing
inferred← citeshttps://doi.org/10.1145/1188275.1188280openalex-snapshot
Workload-ahead-driven online energy minimization techniques for battery-powered embedded systems with time-constraints
inferred← citeshttps://doi.org/10.1145/1230800.1230803openalex-snapshot
Transition-overhead-aware voltage scheduling for fixed-priority real-time systems
inferred← citeshttps://doi.org/10.1145/1629911.1630039openalex-snapshot
On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration
inferred← citeshttps://doi.org/10.1145/2038617.2038624openalex-snapshot
Exploiting intra-task slack time of load operations for DVFS in hard real-time multi-core systems
inferred← citeshttps://doi.org/10.1587/elex.16.20190507openalex-snapshot
An ultra-low leakage energy efficient level shifter with wide conversion range
inferred← citeshttps://doi.org/10.1587/transfun.e96.a.1236openalex-snapshot
Sensor Scheduling Algorithms for Extending Battery Life in a Sensor Node
inferred← citeshttps://doi.org/10.3384/diss.diva-132308openalex-snapshot
Algorithms and Framework for Energy Efficient Parallel Stream Computing on Many-Core Architectures
inferred← citeshttps://doi.org/10.4304/jcp.3.3.14-24openalex-snapshot
Energy Driven Application Self-Adaptation at Run-time
inferred← citeshttps://doi.org/10.5555/1874620.1874719openalex-snapshot
Energy efficient multiprocessor task scheduling under input-dependent variation
inferred← citeshttps://doi.org/10.6688/jise.2009.25.1.14openalex-snapshot
Energy Efficient Intra-Task Dynamic Voltage Scaling for Realistic CPUs of Mobile Devices *
showing the first 30 of 31 · page through all 31
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.