On the public citation graph
Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring
0 signed · 137 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-36415-3_26openalex-snapshot
Oblivious Hashing: A Stealthy Software Integrity Verification Primitive
inferredcites →https://doi.org/10.1007/3-540-47870-1_10openalex-snapshot
Protecting Software Code by Guards
inferredcites →https://doi.org/10.1007/3-540-47870-1_9openalex-snapshot
Dynamic Self-Checking Techniques for Improved Tamper Resistance
inferredcites →https://doi.org/10.1016/0267-3649(94)90017-5openalex-snapshot
Applied cryptography: Protocols, algorithms, and source code in C
inferredcites →https://doi.org/10.1109/4.68123openalex-snapshot
An area model for on-chip memories and its application
inferredcites →https://doi.org/10.1109/dsn.2003.1209970openalex-snapshot
A data-driven finite state machine model for analyzing security vulnerabilities
inferredcites →https://doi.org/10.1109/itre.2003.1270612openalex-snapshot
A processor architecture defense against buffer overflow attacks
inferredcites →https://doi.org/10.1109/micro.1997.645830openalex-snapshot
MediaBench: a tool for evaluating and synthesizing multimedia and communications systems
inferredcites →https://doi.org/10.1109/secpri.1997.601332openalex-snapshot
Execution monitoring of security-critical programs in distributed systems: a specification-based approach
inferredcites →https://doi.org/10.1109/wwc.2001.15openalex-snapshot
MiBench: A free, commercially representative embedded benchmark suite
inferredcites →https://doi.org/10.1109/wwc.2001.990739openalex-snapshot
MiBench: A free, commercially representative embedded benchmark suite
inferredcites →https://doi.org/10.1145/1024393.1024404openalex-snapshot
Secure program execution via dynamic information flow tracking
inferredcites →https://doi.org/10.1145/1133373.1133423openalex-snapshot
Secure coprocessor-based intrusion detection
inferredcites →https://doi.org/10.1145/268806.268810openalex-snapshot
The SimpleScalar tool set, version 2.0
inferredcites →https://doi.org/10.1145/378993.379237openalex-snapshot
Architectural support for copy and tamper resistant software
inferredcites →https://doi.org/10.1145/378995.379237openalex-snapshot
Architectural support for copy and tamper resistant software
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781118557624.ch5openalex-snapshot
Hardware Security in Embedded Systems
inferred← citeshttps://doi.org/10.1007/13639.1687-3963openalex-snapshot
EURASIP Journal on Embedded Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-86618-1_6openalex-snapshot
MONICA “On-the-Job” Technology-Enhanced Learning Environment: An Empirical Evaluation
inferred← citeshttps://doi.org/10.1007/978-3-032-37218-5_34openalex-snapshot
Security Auditing for RISC-V SoCs via Process Mining
inferred← citeshttps://doi.org/10.1007/978-3-319-04891-8_19openalex-snapshot
Detecting Compromised Programs for Embedded System Applications
inferred← citeshttps://doi.org/10.1007/978-3-662-49301-4_26openalex-snapshot
Secure Application Execution in Mobile Devices
inferred← citeshttps://doi.org/10.1007/978-981-13-2553-3_47openalex-snapshot
A Novel Method to Detect Program Malfunctioning on Embedded Devices Using Run-Time Trace
inferred← citeshttps://doi.org/10.1007/s10617-008-9027-xopenalex-snapshot
Embedded systems security—an overview
inferred← citeshttps://doi.org/10.1007/s13389-016-0143-4openalex-snapshot
Smart security management in secure devices
inferred← citeshttps://doi.org/10.1016/b978-0-323-26208-8.00008-xopenalex-snapshot
Reliability and security of implantable and wearable medical devices
inferred← citeshttps://doi.org/10.1016/j.comcom.2010.03.019openalex-snapshot
Securing the data path of next-generation router systems
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2013.11.011openalex-snapshot
Secure embedded system hardware design – A flexible security and trust enhanced approach
inferred← citeshttps://doi.org/10.1016/j.cose.2017.03.013openalex-snapshot
SOFIA: Software and control flow integrity architecture
inferred← citeshttps://doi.org/10.1016/j.infsof.2012.07.014openalex-snapshot
Round-trip support for extra-functional property management in model-driven engineering of embedded systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2015.07.007openalex-snapshot
Exploring ICMetrics to detect abnormal program behaviour on embedded devices
inferred← citeshttps://doi.org/10.1109/ahs.2010.5546254openalex-snapshot
Embedded system protection from software corruption
inferred← citeshttps://doi.org/10.1109/asap.2015.7245721openalex-snapshot
Multi-task support for security-enabled embedded processors
inferred← citeshttps://doi.org/10.1109/asap.2017.7995260openalex-snapshot
Hardware support for embedded operating system security
inferred← citeshttps://doi.org/10.1109/cases.2015.7324554openalex-snapshot
NUVA: Architectural support for runtime verification of parametric specifications over multicores
inferred← citeshttps://doi.org/10.1109/cns.2013.6682721openalex-snapshot
Scalable hardware monitors to protect network processors from data plane attacks
inferred← citeshttps://doi.org/10.1109/dac.2006.229268openalex-snapshot
IMPRES: integrated monitoring for processor reliability and security
inferred← citeshttps://doi.org/10.1109/dac.2014.6881538openalex-snapshot
System-level security for network processors with hardware monitors
inferred← citeshttps://doi.org/10.1109/date.2007.364391openalex-snapshot
Microarchitectural Support for Program Code Integrity Monitoring in Application-specific Instruction Set Processors
inferred← citeshttps://doi.org/10.1109/date.2009.5090769openalex-snapshot
CUFFS: An instruction count based architectural framework for security of MPSoCs
inferred← citeshttps://doi.org/10.1109/dft.2006.47openalex-snapshot
Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream
inferred← citeshttps://doi.org/10.1109/dsd.2012.106openalex-snapshot
PROCOMON: An Automatically Generated Predictive Control Signal Monitor
inferred← citeshttps://doi.org/10.1109/dsd.2015.65openalex-snapshot
Hardware Support for Cost-Effective System-Level Protection in Multi-core SoCs
inferred← citeshttps://doi.org/10.1109/est.2013.22openalex-snapshot
A Self-Organising Map Based Algorithm for Analysis of ICmetrics Features
inferred← citeshttps://doi.org/10.1109/ets.2012.6233011openalex-snapshot
Characterization and handling of low-cost micro-architectural signatures in MPSoCs
inferred← citeshttps://doi.org/10.1109/hicss.2012.318openalex-snapshot
Improving Security Assurance of Embedded Systems through Systemic Dissolution of Architected Resources
inferred← citeshttps://doi.org/10.1109/hpsr.2013.6602312openalex-snapshot
External monitoring of highly parallel network processors
inferred← citeshttps://doi.org/10.1109/hst.2011.5955004openalex-snapshot
Low-cost recovery for the code integrity protection in secure embedded processors
inferred← citeshttps://doi.org/10.1109/hst.2014.6855580openalex-snapshot
Experimental evaluation of two software countermeasures against fault attacks
inferred← citeshttps://doi.org/10.1109/hst47167.2019.9032955openalex-snapshot
Hardware Based Detection, Recovery, and Tamper Evident Concept to Protect from Control Flow Violations in Embedded Processing
inferred← citeshttps://doi.org/10.1109/iaeac.2018.8577926openalex-snapshot
A Secure Dual-Core Processor Design for Embedded Terminal Device
inferred← citeshttps://doi.org/10.1109/iccd.2007.4601899openalex-snapshot
Compiler-assisted architectural support for program code integrity monitoring in application-specific instruction set processors
inferred← citeshttps://doi.org/10.1109/iccd.2012.6378633openalex-snapshot
Adaptable intrusion detection using partial runtime reconfiguration
inferred← citeshttps://doi.org/10.1109/icce.2015.7066397openalex-snapshot
Design of an adaptive security mechanism for modern routers
inferred← citeshttps://doi.org/10.1109/iccea.2010.109openalex-snapshot
Hardware Assisted Address Monitoring System
inferred← citeshttps://doi.org/10.1109/iccnc.2014.6785304openalex-snapshot
Stack protection in packet processing systems
inferred← citeshttps://doi.org/10.1109/icdis.2018.00049openalex-snapshot
Enhancing Security Against Software Attacks with Reprogrammable Hardware
inferred← citeshttps://doi.org/10.1109/iolts.2012.6313864openalex-snapshot
Stream cipher hash based execution monitoring (SCHEM) framework for intrusion detection on embedded processors
inferred← citeshttps://doi.org/10.1109/iolts.2018.8474130openalex-snapshot
Effective Control Flow Integrity Checks for Intrusion Detection
inferred← citeshttps://doi.org/10.1109/ipdpsw.2010.5470728openalex-snapshot
Stack protection unit as a step towards securing MPSoCs
inferred← citeshttps://doi.org/10.1109/isvlsi.2018.00106openalex-snapshot
A Hardware Monitor to Protect Linux System Calls
inferred← citeshttps://doi.org/10.1109/jproc.2014.2322103openalex-snapshot
Trustworthiness of Medical Devices and Body Area Networks
inferred← citeshttps://doi.org/10.1109/les.2012.2218630openalex-snapshot
Hardware-Assisted Detection of Malicious Software in Embedded Systems
inferred← citeshttps://doi.org/10.1109/mass.2019.00061openalex-snapshot
Securing IoT Protocol Implementations Through Hardware Monitoring
inferred← citeshttps://doi.org/10.1109/mdt.2007.179openalex-snapshot
Aegis: A Single-Chip Secure Processor
inferred← citeshttps://doi.org/10.1109/milcom.2016.7795417openalex-snapshot
Trust and reliability for next-generation routers
inferred← citeshttps://doi.org/10.1109/nss.2009.70openalex-snapshot
Design of a Secure Router System for Next-Generation Networks
inferred← citeshttps://doi.org/10.1109/prime.2015.7251373openalex-snapshot
Hardware-assisted secure communication for FPGA-based embedded systems
inferred← citeshttps://doi.org/10.1109/recosoc48741.2019.9034972openalex-snapshot
The AV says: Your Hardware Definitions Were Updated!
inferred← citeshttps://doi.org/10.1109/smartcomp-w.2014.7046672openalex-snapshot
Control-flow checking for intrusion detection via a real-time debug interface
inferred← citeshttps://doi.org/10.1109/snpd.2007.154openalex-snapshot
The Wavelet-based Contourlet Transform for Image Fusion
inferred← citeshttps://doi.org/10.1109/snpd.2007.546openalex-snapshot
The Management and Validation of Business Rules in Telecom Operator's Settlement and Apportion System
inferred← citeshttps://doi.org/10.1109/srds.2014.59openalex-snapshot
Chained Signatures for Secure Program Execution
inferred← citeshttps://doi.org/10.1109/srds.2015.35openalex-snapshot
ControlFreak: Signature Chaining to Counter Control Flow Attacks
inferred← citeshttps://doi.org/10.1109/sysose.2007.4304258openalex-snapshot
A Hardware-based Architecture to Support Flexible Real-Time Parallel Intrusion Detection
inferred← citeshttps://doi.org/10.1109/tc.2010.32openalex-snapshot
Hardware Support for Secure Processing in Embedded Systems
inferred← citeshttps://doi.org/10.1109/tc.2015.2435750openalex-snapshot
Dynamic Hardware Monitors for Network Processor Protection
inferred← citeshttps://doi.org/10.1109/tcad.2016.2587278openalex-snapshot
A Unified Design Flow to Automatically Generate On-Chip Monitors during High-Level Synthesis of Hardware Accelerators
inferred← citeshttps://doi.org/10.1109/tdsc.2014.2373378openalex-snapshot
Securing Network Processors with High-Performance Hardware Monitors
inferred← citeshttps://doi.org/10.1109/ths.2012.6459817openalex-snapshot
Return-oriented vulnerabilities in ARM executables
inferred← citeshttps://doi.org/10.1109/tifs.2015.2422674openalex-snapshot
A Method for Detecting Abnormal Program Behavior on Embedded Devices
inferred← citeshttps://doi.org/10.1109/tvlsi.2007.896913openalex-snapshot
Architectural Support for Run-Time Validation of Program Data Properties
inferred← citeshttps://doi.org/10.1109/tvlsi.2009.2025765openalex-snapshot
Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors
inferred← citeshttps://doi.org/10.1109/tvlsi.2010.2053856openalex-snapshot
Architectural Frameworks for Security and Reliability of MPSoCs
inferred← citeshttps://doi.org/10.1109/vlsid2022.2022.00034openalex-snapshot
HeapSafe: Securing Unprotected Heaps in RISC-V
inferred← citeshttps://doi.org/10.1109/vts.2013.6548908openalex-snapshot
A framework for low overhead hardware based runtime control flow error detection and recovery
inferred← citeshttps://doi.org/10.1145/1084834.1084884openalex-snapshot
Enhancing security through hardware-assisted run-time validation of program data properties
inferred← citeshttps://doi.org/10.1145/1176254.1176281openalex-snapshot
Architectural support for safe software execution on embedded processors
inferred← citeshttps://doi.org/10.1145/1278480.1278605openalex-snapshot
Hardware support for secure processing in embedded systems
inferred← citeshttps://doi.org/10.1145/1289816.1289833openalex-snapshot
Ensuring secure program execution in multiprocessor embedded systems
inferred← citeshttps://doi.org/10.1145/1868433.1868441openalex-snapshot
Hierarchical multi-agent protection system for NoC based MPSoCs
inferred← citeshttps://doi.org/10.1145/1872007.1872011openalex-snapshot
Design of a secure packet processor
inferred← citeshttps://doi.org/10.1145/1873548.1873560openalex-snapshot
Enhancing network-on-chip components to support security of processing elements
inferred← citeshttps://doi.org/10.1145/2228360.2228435openalex-snapshot
Worst-case execution time analysis for parallel run-time monitoring
inferred← citeshttps://doi.org/10.1145/2442087.2442088openalex-snapshot
A survey and taxonomy of on-chip monitoring of multicore systems-on-chip
inferred← citeshttps://doi.org/10.1145/2463209.2488751openalex-snapshot
Towards trustworthy medical devices and body area networks
inferred← citeshttps://doi.org/10.1145/2463209.2488832openalex-snapshot
High-performance hardware monitors to protect network processors from data plane attacks
inferred← citeshttps://doi.org/10.1145/2512456openalex-snapshot
Leveraging speculative architectures for runtime program validation
inferred← citeshttps://doi.org/10.1145/2591513.2591521openalex-snapshot
A design approach to automatically generate on-chip monitors during high-level synthesis of hardware accelerator
inferred← citeshttps://doi.org/10.1145/2593069.2593226openalex-snapshot
System-Level Security for Network Processors with Hardware Monitors
inferred← citeshttps://doi.org/10.1145/2659651.2659719openalex-snapshot
An ID and Address Protection Unit for NoC based Communication Architectures
inferred← citeshttps://doi.org/10.1145/2663474.2663484openalex-snapshot
Software Security and Randomization through Program Partitioning and Circuit Variation
inferred← citeshttps://doi.org/10.1145/2818362.2818365openalex-snapshot
Analysis of Control Flow Events for Timing-based Runtime Anomaly Detection
inferred← citeshttps://doi.org/10.1145/3122785openalex-snapshot
Time and Sequence Integrated Runtime Anomaly Detection for Embedded Systems
inferred← citeshttps://doi.org/10.1145/3461647openalex-snapshot
A Composable Monitoring System for Heterogeneous Embedded Platforms
inferred← citeshttps://doi.org/10.1186/s13639-018-0087-0openalex-snapshot
Adaptive security monitoring for next-generation routers
inferred← citeshttps://doi.org/10.1201/9781315218281-31openalex-snapshot
Design Issues in Secure Embedded Systems
inferred← citeshttps://doi.org/10.17760/d20003253openalex-snapshot
Architectural support for software security
inferred← citeshttps://doi.org/10.23919/date.2018.8342184openalex-snapshot
Non-intrusive program tracing of non-preemptive multitasking systems using power consumption
inferred← citeshttps://doi.org/10.2514/6.2023-1343openalex-snapshot
Checkpoint based thread execution monitoring of an STM32 based flight control system using a Zynq FPGA+ARM SOC
inferred← citeshttps://doi.org/10.3390/computers7020031openalex-snapshot
Hardware-Assisted Secure Communication in Embedded and Multi-Core Computing Systems
inferred← citeshttps://doi.org/10.3850/9783981537079_1001openalex-snapshot
SOFIA: Software and Control Flow Integrity Architecture
inferred← citeshttps://doi.org/10.4018/978-1-5225-5510-0.ch010openalex-snapshot
Secure Embedded Systems
inferred← citeshttps://doi.org/10.4218/etrij.08.1308.0099openalex-snapshot
When Sensor and Actuator Networks Cover the World
inferred← citeshttps://doi.org/10.48550/arxiv.1611.00742openalex-snapshot
Chaotic Memory Randomization for Securing Embedded Systems
inferred← citeshttps://doi.org/10.48550/arxiv.2004.10672openalex-snapshot
Embedded Policing and Policy Enforcement based Security in the era of Digital-Physical Convergence for Next-Generation Vehicular Electronics
inferred← citeshttps://doi.org/10.48550/arxiv.2103.01781openalex-snapshot
HW/SW Framework for Improving the Safety of Implantable and Wearable Medical Devices
inferred← citeshttps://doi.org/10.5220/0005113704510456openalex-snapshot
COGITO: Code Polymorphism to Secure Devices
inferred← citeshttps://doi.org/10.5555/1266366.1266540openalex-snapshot
Microarchitectural support for program code integrity monitoring in application-specific instruction set processors
inferred← citeshttps://doi.org/10.5555/1874620.1874812openalex-snapshot
CUFFS: an instruction count based architectural framework for security of MPSoCs
inferred← citeshttps://doi.org/10.5555/2830689.2830707openalex-snapshot
NUVA: architectural support for runtime verification of parametric specifications over multicores
inferred← citeshttps://doi.org/10.5753/sbseg.2018.4257openalex-snapshot
Hardware-Assisted Application Misbehavior Detection
inferred← citeshttps://doi.org/10.5755/j01.itc.41.4.1162openalex-snapshot
Generation of the Secret Encryption Key Using the Signature of the Embedded System
inferred← citeshttps://doi.org/10.70675/5beac987z4705z4f0czaa33z7f52c9187f6bopenalex-snapshot
Safe and secure model-driven design for embedded systems
inferred← citeshttps://doi.org/10.70675/cff887fez647dz4266zb0cbz9ad8d4c33b58openalex-snapshot
A design flow to automatically Generate on chip monitors during high-level synthesis of Hardware accelarators
inferred← citeshttps://doi.org/10.7275/15998781openalex-snapshot
TRUSTWORTHY SYSTEMS AND PROTOCOLS FOR THE INTERNET OF THINGS
inferred← citeshttps://doi.org/10.7275/7530520.0openalex-snapshot
Securing Network Processors with Hardware Monitors
inferred← citeshttps://doi.org/10.7275/jfhv-ba50openalex-snapshot
Security Issues in Networked Embedded Devices
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.