On the public citation graph
Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles
0 signed · 101 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/(sici)1097-024x(199805)28:6<611::aid-spe169>3.0.co;2-fopenalex-snapshot
Heterogeneous process migration: the Tui system
inferredcites →https://doi.org/10.1023/a:1008155020711openalex-snapshot
Reconfigurable Computing for Digital Signal Processing: A Survey
inferredcites →https://doi.org/10.1109/2.976921openalex-snapshot
Networks on chips: a new SoC paradigm
inferredcites →https://doi.org/10.1109/9780470544419openalex-snapshot
Distributed Operating Systems: Concepts and Design
inferredcites →https://doi.org/10.1109/date.2003.1253733openalex-snapshot
Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip
inferredcites →https://doi.org/10.1109/date.2004.1268854openalex-snapshot
Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints
inferredcites →https://doi.org/10.1109/icdcs.1994.302411openalex-snapshot
Implementation of process migration in Amoeba
inferredcites →https://doi.org/10.1109/mcc.1998.678836openalex-snapshot
Distributed Operating Systems: Concepts And Design
inferredcites →https://doi.org/10.1145/996566.996637openalex-snapshot
Operating-system controlled network on chip
inferredcites →https://doi.org/10.5555/968878.969037openalex-snapshot
Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-1-4419-6865-4_10openalex-snapshot
Conclusions and Future Work
inferred← citeshttps://doi.org/10.1007/978-1-4614-1746-0_5openalex-snapshot
Reconfigurable Intercommunication Infrastructure: NoCs
inferred← citeshttps://doi.org/10.1007/978-3-031-85624-2_3openalex-snapshot
Mitigation Approaches for Performance Variability: State-of-the-Art
inferred← citeshttps://doi.org/10.1007/978-3-642-12133-3_5openalex-snapshot
Virtualization within a Parallel Array of Homogeneous Processing Units
inferred← citeshttps://doi.org/10.1007/s10617-011-9073-7openalex-snapshot
A quantitative evaluation of a Network on Chip design flow for multi-core consumer multimedia applications
inferred← citeshttps://doi.org/10.1007/s10766-009-0120-yopenalex-snapshot
Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems
inferred← citeshttps://doi.org/10.1007/s11241-019-09326-yopenalex-snapshot
Hard real-time application mapping reconfiguration for NoC-based many-core systems
inferred← citeshttps://doi.org/10.1016/b978-012370521-1/50006-0openalex-snapshot
Network and Transport Layers in Networks on Chip
inferred← citeshttps://doi.org/10.1016/j.microrel.2016.02.009openalex-snapshot
MPSoC application resilience by hardware-assisted communication virtualization
inferred← citeshttps://doi.org/10.1016/j.sysarc.2010.04.007openalex-snapshot
Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms
inferred← citeshttps://doi.org/10.1016/j.sysarc.2013.03.011openalex-snapshot
Using task migration to improve non-contiguous processor allocation in NoC-based CMPs
inferred← citeshttps://doi.org/10.1049/iet-cdt:20060031openalex-snapshot
Design-time application mapping and platform exploration for MP-SoC customised run-time management
inferred← citeshttps://doi.org/10.1088/1742-6596/1992/3/032044openalex-snapshot
Intelligent Management of Network Resources Based on Net of Things Technology
inferred← citeshttps://doi.org/10.1109/codesisss.2015.7331381openalex-snapshot
Transparent and portable agent based task migration for data-flow applications on multi-tiled architectures
inferred← citeshttps://doi.org/10.1109/date.2006.243840openalex-snapshot
Networks on Chips for High-End Consumer-Electronics TV System Architectures
inferred← citeshttps://doi.org/10.1109/date.2007.364416openalex-snapshot
Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip
inferred← citeshttps://doi.org/10.1109/date.2008.4484847openalex-snapshot
User-Aware Dynamic Task Allocation in Networks-on-Chip
inferred← citeshttps://doi.org/10.1109/date.2011.5763073openalex-snapshot
Guaranteed service virtual channel allocation in NoCs for run-time task scheduling
inferred← citeshttps://doi.org/10.1109/date.2011.5763093openalex-snapshot
CARAT: Context-aware runtime adaptive task migration for multi core architectures
inferred← citeshttps://doi.org/10.1109/date.2012.6176442openalex-snapshot
A divide and conquer based distributed run-time mapping methodology for many-core platforms
inferred← citeshttps://doi.org/10.1109/dsd.2009.145openalex-snapshot
Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms
inferred← citeshttps://doi.org/10.1109/dsd.2015.64openalex-snapshot
Integrating Task Migration Capability in Software Tool-Chain for Data-Flow Applications Mapped on Multi-tiled Architectures
inferred← citeshttps://doi.org/10.1109/hpcsim.2012.6266921openalex-snapshot
Exploring dynamically reconfigurable multicore designs with NoRC designer
inferred← citeshttps://doi.org/10.1109/iccad.2013.6691164openalex-snapshot
MOMA: Mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers
inferred← citeshttps://doi.org/10.1109/iccca.2012.6179171openalex-snapshot
Multiple task migration in mesh network on chips over virtual point-to-point connections
inferred← citeshttps://doi.org/10.1109/iccd.2012.6378616openalex-snapshot
Task model suitable for dynamic load balancing of real-time applications in NoC-based MPSoCs
inferred← citeshttps://doi.org/10.1109/icecs.2008.4674970openalex-snapshot
Linear programming based design of reconfigurable network on chip on eFPGA
inferred← citeshttps://doi.org/10.1109/icsamos.2006.300812openalex-snapshot
Pareto-Based Application Specification for MP-SoC Customized Run-Time Management
inferred← citeshttps://doi.org/10.1109/icsamos.2010.5642091openalex-snapshot
Design environment for the support of configurable Network Interfaces in NoC-based platforms
inferred← citeshttps://doi.org/10.1109/ies.2006.357464openalex-snapshot
Transaction Monitoring in Networks on Chip: The On-Chip Run-Time Perspective
inferred← citeshttps://doi.org/10.1109/ipdps.2008.4536514openalex-snapshot
Implementation of a reconfigurable data protection module for NoC-based MPSoCs
inferred← citeshttps://doi.org/10.1109/ipdps.2011.149openalex-snapshot
A Replacement Technique to Maximize Task Reuse in Reconfigurable Systems
inferred← citeshttps://doi.org/10.1109/ipdpsw.2012.25openalex-snapshot
Hardware-assisted Decentralized Resource Management for Networks on Chip with QoS
inferred← citeshttps://doi.org/10.1109/issoc.2005.1595646openalex-snapshot
Design-Time Application Exploration for MP-SoC Customized Run-Time Management
inferred← citeshttps://doi.org/10.1109/isvlsi.2007.32openalex-snapshot
Congestion-Aware Task Mapping in NoC-based MPSoCs with Dynamic Workload
inferred← citeshttps://doi.org/10.1109/isvlsi.2010.91openalex-snapshot
Task Dispersal Measurement in Dynamic Reconfigurable NoCs
inferred← citeshttps://doi.org/10.1109/mascots59514.2023.10387539openalex-snapshot
License Forecasting and Scheduling for HPC
inferred← citeshttps://doi.org/10.1109/nocs.2007.45openalex-snapshot
Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases
inferred← citeshttps://doi.org/10.1109/nocs.2010.33openalex-snapshot
Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms
inferred← citeshttps://doi.org/10.1109/pdcat.2011.2openalex-snapshot
A Distributed Task Migration Scheme for Mesh-Based Chip-Multiprocessors
inferred← citeshttps://doi.org/10.1109/pdp.2011.71openalex-snapshot
Task Migration in Mesh NoCs over Virtual Point-to-Point Connections
inferred← citeshttps://doi.org/10.1109/reconfig.2008.72openalex-snapshot
Key Research Issues for Reconfigurable Network-on-Chip
inferred← citeshttps://doi.org/10.1109/reconfig.2009.62openalex-snapshot
Self-Adaptive Network Interface (SANI): Local Component of a NoC Configuration Manager
inferred← citeshttps://doi.org/10.1109/reconfig.2009.64openalex-snapshot
Composable and Persistent-State Application Swapping on FPGAs Using Hardwired Network on Chip
inferred← citeshttps://doi.org/10.1109/rsp.2007.12openalex-snapshot
Architectural Issues in Homogeneous NoC-Based MPSoC
inferred← citeshttps://doi.org/10.1109/rsp.2007.26openalex-snapshot
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs
inferred← citeshttps://doi.org/10.1109/rsp.2008.31openalex-snapshot
An Automated Design Flow for NoC-based MPSoCs on FPGA
inferred← citeshttps://doi.org/10.1109/rsp.2009.18openalex-snapshot
Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms
inferred← citeshttps://doi.org/10.1109/rsp.2014.6966898openalex-snapshot
Lightweight task migration in embedded multi-tiled architectures using task code replication
inferred← citeshttps://doi.org/10.1109/samos.2011.6045489openalex-snapshot
Adaptive resource allocation for streaming applications
inferred← citeshttps://doi.org/10.1109/sies.2014.6871197openalex-snapshot
Supervised sharing of virtual channels in Networks -on-Chip
inferred← citeshttps://doi.org/10.1109/tcad.2009.2034348openalex-snapshot
Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor Networks-on-Chip
inferred← citeshttps://doi.org/10.1109/tcad.2010.2048402openalex-snapshot
Virtual Point-to-Point Connections for NoCs
inferred← citeshttps://doi.org/10.1109/tmm.2007.906606openalex-snapshot
Scalable, Wavelet-Based Video: From Server to Hardware-Accelerated Client
inferred← citeshttps://doi.org/10.1109/tvlsi.2007.912097openalex-snapshot
Run-Time Management of a MPSoC Containing FPGA Fabric Tiles
inferred← citeshttps://doi.org/10.1109/tvlsi.2015.2452910openalex-snapshot
Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip
inferred← citeshttps://doi.org/10.1109/vlsisoc.2007.4402516openalex-snapshot
Impact of task migration in NoC-based MPSoCs for soft real-time applications
inferred← citeshttps://doi.org/10.1117/12.771969openalex-snapshot
Flexible management of shared resources on multiprocessor system on chip
inferred← citeshttps://doi.org/10.1145/1284480.1284557openalex-snapshot
A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs
inferred← citeshttps://doi.org/10.1145/1403375.1403675openalex-snapshot
User-aware dynamic task allocation in networks-on-chip
inferred← citeshttps://doi.org/10.1145/1868433.1868441openalex-snapshot
Hierarchical multi-agent protection system for NoC based MPSoCs
inferred← citeshttps://doi.org/10.1145/1873548.1873560openalex-snapshot
Enhancing network-on-chip components to support security of processing elements
inferred← citeshttps://doi.org/10.1145/1973009.1973019openalex-snapshot
Run-time energy management of manycore systems through reconfigurable interconnects
inferred← citeshttps://doi.org/10.1145/2429384.2429492openalex-snapshot
Fine-grained hardware/software methodology for process migration in MPSoCs
inferred← citeshttps://doi.org/10.1145/2463209.2488734openalex-snapshot
Mapping on multi/many-core systems
inferred← citeshttps://doi.org/10.1145/2463209.2488942openalex-snapshot
Distributed run-time resource management for malleable applications on many-core platforms
inferred← citeshttps://doi.org/10.1145/2463596.2486156openalex-snapshot
Runtime resource allocation for software pipelines
inferred← citeshttps://doi.org/10.1145/2656106.2656111openalex-snapshot
A system-level simulation framework for evaluating task migration in MPSoCs
inferred← citeshttps://doi.org/10.1145/2660540.2660992openalex-snapshot
Self-Adaptive Network On Chips
inferred← citeshttps://doi.org/10.1145/2742347openalex-snapshot
Runtime Resource Allocation for Software Pipelines
inferred← citeshttps://doi.org/10.1145/2892633openalex-snapshot
Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip
inferred← citeshttps://doi.org/10.1145/3139258.3139278openalex-snapshot
Predictable run-time mapping reconfiguration for real-time applications on many-core systems
inferred← citeshttps://doi.org/10.1145/3182173openalex-snapshot
A Hierarchical Distributed Runtime Resource Management Scheme for NoC-Based Many-Cores
inferred← citeshttps://doi.org/10.1155/2009/453970openalex-snapshot
A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network‐On‐Chips
inferred← citeshttps://doi.org/10.1155/2010/261434openalex-snapshot
Hardware-Enabled Dynamic Resource Allocation for Manycore Systems Using Bidding-Based System Feedback
inferred← citeshttps://doi.org/10.14257/ijfgcn.2016.9.9.16openalex-snapshot
A New Static Data Flow Clustering Algorithm for Task Scheduling of Irregular Mesh in NoCs Based on Complex Networks
inferred← citeshttps://doi.org/10.32657/10356/46287openalex-snapshot
Network-on-chip based manycore systems
inferred← citeshttps://doi.org/10.3390/electronics14061191openalex-snapshot
Review of Task-Scheduling Methods for Heterogeneous Chips
inferred← citeshttps://doi.org/10.3390/mi15050577openalex-snapshot
A Survey of MPSoC Management toward Self-Awareness
inferred← citeshttps://doi.org/10.3990/1.9789036530217openalex-snapshot
On run-time exploitation of concurrency
inferred← citeshttps://doi.org/10.4018/978-1-61520-807-4.ch003openalex-snapshot
Keys for Administration of Reconfigurable NoC
inferred← citeshttps://doi.org/10.5555/1266366.1266572openalex-snapshot
Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip
inferred← citeshttps://doi.org/10.6100/ir633897openalex-snapshot
Run-time management for future MPSoC platforms
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.