On the public citation graph

Reliable Hardware Architectures for the Third-Round SHA-3 Finalist Grostl Benchmarked on FPGA Platform

https://doi.org/10.1109/dft.2011.60

0 signed · 55 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11426639_2openalex-snapshot

How to Break MD5 and Other Hash Functions

inferredcites →https://doi.org/10.1007/11545262_32openalex-snapshot

A Very Compact S-Box for AES

inferredcites →https://doi.org/10.1007/11889700_15openalex-snapshot

A Comparative Cost/Security Analysis of Fault Attack Countermeasures

inferredcites →https://doi.org/10.1007/3-540-45682-1_15openalex-snapshot

A Compact Rijndael Hardware Architecture with S-Box Optimization

inferredcites →https://doi.org/10.1007/3-540-45760-7_6openalex-snapshot

An ASIC Implementation of the AES SBoxes

inferredcites →https://doi.org/10.1007/978-3-540-85053-3_7openalex-snapshot

High-Performance Concurrent Error Detection Scheme for AES Hardware

inferredcites →https://doi.org/10.1007/978-3-540-85174-5_11openalex-snapshot

Preimages for Reduced SHA-0 and SHA-1

inferredcites →https://doi.org/10.1007/978-3-642-15031-9_10openalex-snapshot

Side-Channel Analysis of Six SHA-3 Candidates

inferredcites →https://doi.org/10.1007/978-3-642-15031-9_18openalex-snapshot

Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs

inferredcites →https://doi.org/10.1080/0161-110291890876openalex-snapshot

THE ADVANCED ENCRYPTION STANDARD

inferredcites →https://doi.org/10.1109/dft.2006.50openalex-snapshot

Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard

inferredcites →https://doi.org/10.1109/dftvs.2001.966796openalex-snapshot

Fault-based side-channel cryptanalysis tolerant Rijndael symmetric block cipher architecture

inferredcites →https://doi.org/10.1109/dftvs.2002.1173501openalex-snapshot

A parity code based fault detection for an implementation of the Advanced Encryption Standard

inferredcites →https://doi.org/10.1109/dftvs.2004.1347833openalex-snapshot

An efficient hardware-based fault diagnosis scheme for AES: performances and cost

inferredcites →https://doi.org/10.1109/tc.2003.1190590openalex-snapshot

Error analysis and detection procedures for a hardware implementation of the advanced encryption standard

inferredcites →https://doi.org/10.1109/tc.2006.143openalex-snapshot

Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic

inferredcites →https://doi.org/10.1109/tc.2007.1015openalex-snapshot

An Operation-Centered Approach to Fault Detection in Symmetric Cryptography Ciphers

inferredcites →https://doi.org/10.1109/tc.2008.149openalex-snapshot

Double-Data-Rate Computation as a Countermeasure against Fault Analysis

inferredcites →https://doi.org/10.1109/tc.2010.33openalex-snapshot

Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard

inferredcites →https://doi.org/10.1109/tvlsi.2004.832943openalex-snapshot

High-speed VLSI architectures for the AES algorithm

inferredcites →https://doi.org/10.1109/tvlsi.2009.2031651openalex-snapshot

A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields

inferredcites →https://doi.org/10.1587/transfun.e94.a.1318openalex-snapshot

Mixed Bases for Efficient Inversion in F((22)2)2 and Conversion Matrices of SubBytes of AES

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1016/j.micpro.2023.104916openalex-snapshot

Exploration of optimal crypto-chain signature embedded secure JPEG-CODEC hardware IP during high level synthesis

inferred← citeshttps://doi.org/10.1016/j.prime.2023.100277openalex-snapshot

Modified Proficient Adjacent Error Correcting Codes

inferred← citeshttps://doi.org/10.1109/access.2023.3252504openalex-snapshot

Space and Time-Efficient Quantum Multiplier in Post Quantum Cryptography Era

inferred← citeshttps://doi.org/10.1109/dft.2015.7315144openalex-snapshot

Reliable hash trees for post-quantum stateless cryptographic hash-based signatures

inferred← citeshttps://doi.org/10.1109/icdsba.2018.00037openalex-snapshot

Correction of MEU Errors in AES Using Multi Bit Errors Correction Technique

inferred← citeshttps://doi.org/10.1109/iscas.2016.7539007openalex-snapshot

Efficient error detection architectures for CORDIC through recomputing with encoded operands

inferred← citeshttps://doi.org/10.1109/lascas.2019.8667597openalex-snapshot

High-Performance Fault Diagnosis Schemes for Efficient Hash Algorithm BLAKE

inferred← citeshttps://doi.org/10.1109/les.2014.2365099openalex-snapshot

Fault-Resilient Lightweight Cryptographic Block Ciphers for Secure Embedded Systems

inferred← citeshttps://doi.org/10.1109/les.2023.3249291openalex-snapshot

Novel Substitution Box Architectural Synthesis for Lightweight Block Ciphers

inferred← citeshttps://doi.org/10.1109/tcad.2013.2263037openalex-snapshot

Recomputing with Permuted Operands: A Concurrent Error Detection Approach

inferred← citeshttps://doi.org/10.1109/tcad.2014.2307002openalex-snapshot

Efficient and Concurrent Reliable Realization of the Secure Cryptographic SHA-3 Algorithm

inferred← citeshttps://doi.org/10.1109/tcad.2017.2661811openalex-snapshot

Reliable Hardware Architectures for Cryptographic Block Ciphers LED and HIGHT

inferred← citeshttps://doi.org/10.1109/tcsii.2013.2291075openalex-snapshot

Dual-Basis Superserial Multipliers for Secure Applications and Lightweight Cryptographic Architectures

inferred← citeshttps://doi.org/10.1109/tcsii.2016.2624508openalex-snapshot

Reliable Hardware Architectures of the CORDIC Algorithm With a Fixed Angle of Rotations

inferred← citeshttps://doi.org/10.1109/tcsii.2021.3136463openalex-snapshot

Hardware Constructions for Error Detection in Lightweight Authenticated Cipher ASCON Benchmarked on FPGA

inferred← citeshttps://doi.org/10.1109/tetc.2020.3027789openalex-snapshot

Hardware Constructions for Lightweight Cryptographic Block Cipher QARMA With Error Detection Mechanisms

inferred← citeshttps://doi.org/10.1109/tr.2018.2882484openalex-snapshot

Reliable Architecture-Oblivious Error Detection Schemes for Secure Cryptographic GCM Structures

inferred← citeshttps://doi.org/10.1109/tr.2022.3216014openalex-snapshot

Error Detection Constructions for ITA Finite Field Inversions Over $\text{GF}(2^{m})$ on FPGA Using CRC and Hamming Codes

inferred← citeshttps://doi.org/10.1109/tvlsi.2018.2881097openalex-snapshot

Hardware Constructions for Error Detection of Number-Theoretic Transform Utilized in Secure Cryptographic Architectures

inferred← citeshttps://doi.org/10.1109/tvlsi.2020.3031170openalex-snapshot

Reliable CRC-Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography

inferred← citeshttps://doi.org/10.1109/tvlsi.2021.3061987openalex-snapshot

CRC-Based Error Detection Constructions for FLT and ITA Finite Field Inversions Over GF(2 m )

inferred← citeshttps://doi.org/10.1109/tvlsi.2022.3156479openalex-snapshot

Efficient Error Detection Architectures for Postquantum Signature Falcon’s Sampler and KEM SABER

inferred← citeshttps://doi.org/10.1109/tvlsi.2022.3224357openalex-snapshot

Reliable Architectures for Finite Field Multipliers Using Cyclic Codes on FPGA Utilized in Classic and Post-Quantum Cryptography

inferred← citeshttps://doi.org/10.1145/3055514openalex-snapshot

Lightweight Architectures for Reliable and Fault Detection Simon and Speck Cryptographic Algorithms on FPGA

inferred← citeshttps://doi.org/10.14569/ijacsa.2023.0141045openalex-snapshot

Cyberbullying Detection using Machine Learning and Deep Learning

inferred← citeshttps://doi.org/10.18260/p.24326openalex-snapshot

Integrating Emerging Cryptographic Engineering Research and Security Education

inferred← citeshttps://doi.org/10.18260/p.25761openalex-snapshot

Multidisciplinary Approaches and Challenges in Integrating Emerging Medical Devices Security Research and Education

inferred← citeshttps://doi.org/10.2174/0118722121293262240527102646openalex-snapshot

A Systematic Review on Machine Learning / Deep Learning Model-based Detection of Sleep Apnea Using Bio-Signals

inferred← citeshttps://doi.org/10.3389/fdata.2023.1169636openalex-snapshot

Review OSINT tool for social engineering

inferred← citeshttps://doi.org/10.3390/app13137765openalex-snapshot

Lattices-Inspired CP-ABE from LWE Scheme for Data Access and Sharing Based on Blockchain

inferred← citeshttps://doi.org/10.3390/electronics12143077openalex-snapshot

Security and Privacy Issues in Software-Defined Networking (SDN): A Systematic Literature Review

inferred← citeshttps://doi.org/10.3390/s23135921openalex-snapshot

Attribute-Based Encryption Schemes for Next Generation Wireless IoT Networks: A Comprehensive Survey

inferred← citeshttps://doi.org/10.3390/technologies11030076openalex-snapshot

Smartphone Security and Privacy: A Survey on APTs, Sensor-Based Attacks, Side-Channel Attacks, Google Play Attacks, and Defenses

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.