On the public citation graph

A Practical Approach for Performance Analysis of Shared-Memory Programs

0 signed · 51 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1002/cpe.1556openalex-snapshot
The Scalasca performance toolset architecture
inferredcites →https://doi.org/10.1007/978-3-540-68555-5_2openalex-snapshot
ompP: A Profiling Tool for OpenMP
inferredcites →https://doi.org/10.1007/978-3-642-03869-3_14openalex-snapshot
Characterizing and Understanding the Bandwidth Behavior of Workloads on Multi-core Processors
inferredcites →https://doi.org/10.1007/978-3-642-15277-1_14openalex-snapshot
Comparing Scalability Prediction Strategies on an SMP of CMPs
inferredcites →https://doi.org/10.1016/0743-7315(91)90003-ropenalex-snapshot
Resource contention in shared-memory multiprocessors: A parameterized performance degradation model
inferredcites →https://doi.org/10.1109/12.21127openalex-snapshot
Speedup versus efficiency in parallel systems
inferredcites →https://doi.org/10.1109/12.2259openalex-snapshot
Measuring parallelism in computation-intensive scientific/engineering applications
inferredcites →https://doi.org/10.1109/hpca.2010.5416655openalex-snapshot
Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance
inferredcites →https://doi.org/10.1109/hpca.2010.5416658openalex-snapshot
ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers
inferredcites →https://doi.org/10.1109/hpdc.1997.622368openalex-snapshot
A parallel workload model and its implications for processor allocation
inferredcites →https://doi.org/10.1109/iccd.2005.74openalex-snapshot
Methods for modeling resource contention on simultaneous multithreading processors
inferredcites →https://doi.org/10.1109/ipdps.2010.5470434openalex-snapshot
Oversubscription on multicore processors
inferredcites →https://doi.org/10.1109/mascot.2008.4770569openalex-snapshot
Operational Analysis of Parallel Servers
inferredcites →https://doi.org/10.1109/mc.2008.209openalex-snapshot
Amdahl's Law in the Multicore Era
inferredcites →https://doi.org/10.1109/mc.2008.494openalex-snapshot
Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era
inferredcites →https://doi.org/10.1109/micro.2006.24openalex-snapshot
Fair Queuing Memory Systems
inferredcites →https://doi.org/10.1109/micro.2006.49openalex-snapshot
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches
inferredcites →https://doi.org/10.1109/sc.2002.10034openalex-snapshot
UPC Performance and Potential: A NPB Experimental Study
inferredcites →https://doi.org/10.1109/tpds.2007.70804openalex-snapshot
Prediction-Based Power-Performance Adaptation of Multithreaded Scientific Codes
inferredcites →https://doi.org/10.1145/1080399.1080400openalex-snapshot
Co-arrays in the next Fortran Standard
inferredcites →https://doi.org/10.1145/1122971.1122972openalex-snapshot
Parallel programming and code selection in fortress
inferredcites →https://doi.org/10.1145/1375527.1375580openalex-snapshot
A regression-based approach to scalability prediction
inferredcites →https://doi.org/10.1145/1454115.1454151openalex-snapshot
Prediction models for multi-dimensional power-performance optimization on many cores
inferredcites →https://doi.org/10.1145/1465482.1465560openalex-snapshot
Validity of the single processor approach to achieving large scale computing capabilities
inferredcites →https://doi.org/10.1145/1504176.1504181openalex-snapshot
How much parallelism is there in irregular applications?
inferredcites →https://doi.org/10.1145/1555815.1555801openalex-snapshot
Scaling the bandwidth wall
inferredcites →https://doi.org/10.1145/1787275.1787328openalex-snapshot
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
inferredcites →https://doi.org/10.1145/1811039.1811041openalex-snapshot
Practical performance models for complex, popular applications
inferredcites →https://doi.org/10.1145/216585.216588openalex-snapshot
Hitting the memory wall
inferredcites →https://doi.org/10.1145/75108.75391openalex-snapshot
Characterizations of parallelism in applications and their use in scheduling
inferredcites →https://doi.org/10.1145/75372.75391openalex-snapshot
Characterizations of parallelism in applications and their use in scheduling
inferredcites →https://doi.org/10.21236/ada637066openalex-snapshot
A Parallel Workload Model and its Implications for Processor Allocation
inferredcites →https://doi.org/10.21236/ada637068openalex-snapshot
A Model for Speedup of Parallel Programs
inferredcites →https://doi.org/10.5860/choice.29-3347openalex-snapshot
The art of computer systems performance analysis: techniques for experimental design, measurement, simulation, and modeling
inferredcites →https://doi.org/10.5860/choice.31-1559openalex-snapshot
Advanced computer architecture: parallelism, scalability, programmability

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-319-61756-5_9openalex-snapshot
Adaptive Space-Shared Scheduling for Shared-Memory Parallel Programs
inferred← citeshttps://doi.org/10.1007/978-981-13-8581-0_35openalex-snapshot
Shared Memory Implementation and Scalability Analysis of Recursive Positional Substitution Based on Prime-Non Prime Encryption Technique
inferred← citeshttps://doi.org/10.1007/s10586-021-03460-8openalex-snapshot
Performance characterization of containerization for HPC workloads on InfiniBand clusters: an empirical study
inferred← citeshttps://doi.org/10.1007/s11227-020-03518-1openalex-snapshot
Performance comparison of multi-container deployment schemes for HPC workloads: an empirical study
inferred← citeshttps://doi.org/10.1016/j.procs.2014.05.206openalex-snapshot
A Performance Model for OpenMP Memory Bound Applications in Multisocket Systems
inferred← citeshttps://doi.org/10.1109/dfm.2013.9openalex-snapshot
An Approach for Direct Dataflow Execution on Contemporary Multicore Systems
inferred← citeshttps://doi.org/10.1109/gcce.2014.7031343openalex-snapshot
Memory behavior profiler for Android applications
inferred← citeshttps://doi.org/10.1109/icpp.2011.59openalex-snapshot
Understanding Off-Chip Memory Contention of Parallel Programs in Multicore Systems
inferred← citeshttps://doi.org/10.1109/ipdps.2015.71openalex-snapshot
An Approach for Energy Efficient Execution of Hybrid Parallel Programs
inferred← citeshttps://doi.org/10.1109/ipdpsw.2012.318openalex-snapshot
Towards Modelling Parallelism and Energy Performance of Multicore Systems
inferred← citeshttps://doi.org/10.1109/ipdpsw.2017.51openalex-snapshot
Assessing NUMA Performance Based on Hardware Event Counters
inferred← citeshttps://doi.org/10.1109/tpds.2019.2938172openalex-snapshot
Performance Modeling of Parallel Loops on Multi-Socket Platforms Using Queueing Systems
inferred← citeshttps://doi.org/10.1145/2465529.2465553openalex-snapshot
On understanding the energy consumption of ARM-based multicore servers
inferred← citeshttps://doi.org/10.1145/2494232.2465553openalex-snapshot
On understanding the energy consumption of ARM-based multicore servers
inferred← citeshttps://doi.org/10.1145/2967938.2967960openalex-snapshot
Online Scalability Characterization of Data-Parallel Programs on Many Cores
inferred← citeshttps://doi.org/10.1145/3243176.3243199openalex-snapshot
Maximizing system utilization via parallelism management for co-located parallel applications
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.