On the public citation graph
Fair Queuing Memory Systems
0 signed · 345 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/12.57058openalex-snapshot
Priority inheritance protocols: an approach to real-time synchronization
inferredcites →https://doi.org/10.1109/5.469298openalex-snapshot
Service disciplines for guaranteed performance service in packet-switching networks
inferredcites →https://doi.org/10.1109/90.234856openalex-snapshot
A generalized processor sharing approach to flow control in integrated services networks: the single-node case
inferredcites →https://doi.org/10.1109/hpca.1996.501174openalex-snapshot
Representative traces for processor models with infinite cache
inferredcites →https://doi.org/10.1109/hpca.2001.903272openalex-snapshot
Reducing DRAM latencies with an integrated memory hierarchy design
inferredcites →https://doi.org/10.1109/hpca.2005.2openalex-snapshot
A Performance Comparison of DRAM Memory System Optimizations for SMT Processors
inferredcites →https://doi.org/10.1109/icccn.1995.540168openalex-snapshot
Scheduling for quality of service guarantees via service curves
inferredcites →https://doi.org/10.1109/isca.1999.765953openalex-snapshot
A performance comparison of contemporary DRAM architectures
inferredcites →https://doi.org/10.1109/ispass.2001.990695openalex-snapshot
Balancing thoughput and fairness in SMT processors
inferredcites →https://doi.org/10.1109/micro.2004.22openalex-snapshot
Memory Controller Optimizations for Web Servers
inferredcites →https://doi.org/10.1109/micro.2004.4openalex-snapshot
Adaptive History-Based Memory Schedulers
inferredcites →https://doi.org/10.1109/tcsvt.2005.846412openalex-snapshot
An efficient quality-aware memory controller for multimedia platform SoC
inferredcites →https://doi.org/10.1109/tse.1989.559777openalex-snapshot
Some Results of the Earliest Deadline Scheduling Algorithm
inferredcites →https://doi.org/10.1145/1054943.1054954openalex-snapshot
A study of performance impact of memory controller features in multi-processor server environment
inferredcites →https://doi.org/10.1145/232973.232983openalex-snapshot
Memory bandwidth limitations of future microprocessors
inferredcites →https://doi.org/10.1145/248156.248170openalex-snapshot
Hierarchical packet fair queueing algorithms
inferredcites →https://doi.org/10.1145/248157.248170openalex-snapshot
Hierarchical packet fair queueing algorithms
inferredcites →https://doi.org/10.1145/300979.300998openalex-snapshot
A performance comparison of contemporary DRAM architectures
inferredcites →https://doi.org/10.1145/379240.379252openalex-snapshot
Concurrency, latency, or system overhead
inferredcites →https://doi.org/10.5555/1025127.1026001openalex-snapshot
Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119973584.ch13openalex-snapshot
Cooperative Caching for Chip Multiprocessors
inferred← citeshttps://doi.org/10.1002/spe.956openalex-snapshot
Two‐phase trace‐driven simulation (TPTS): a fast multicore processor architecture simulation approach
inferred← citeshttps://doi.org/10.1007/978-1-4419-8207-0openalex-snapshot
Memory Controllers for Real-Time Embedded Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-65739-0_5openalex-snapshot
Multi-core Processor Scheduling with Respect to Data Bus Bandwidth
inferred← citeshttps://doi.org/10.1007/978-3-030-85665-6_37openalex-snapshot
PrioRAT: Criticality-Driven Prioritization Inside the On-Chip Memory Hierarchy
inferred← citeshttps://doi.org/10.1007/978-3-031-01763-6openalex-snapshot
Innovations in the Memory System
inferred← citeshttps://doi.org/10.1007/978-3-540-77220-0_14openalex-snapshot
qTLB: Looking Inside the Look-Aside Buffer
inferred← citeshttps://doi.org/10.1007/978-3-642-11515-8_21openalex-snapshot
SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs
inferred← citeshttps://doi.org/10.1007/978-3-642-11515-8_22openalex-snapshot
DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-13119-6_15openalex-snapshot
A Fair Thread-Aware Memory Scheduling Algorithm for Chip Multiprocessor
inferred← citeshttps://doi.org/10.1007/978-3-642-15672-4_28openalex-snapshot
Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors
inferred← citeshttps://doi.org/10.1007/978-3-642-23400-2_13openalex-snapshot
Multilayer Cache Partitioning for Multiprogram Workloads
inferred← citeshttps://doi.org/10.1007/978-3-642-23400-2_29openalex-snapshot
Bandwidth Constrained Coordinated HW/SW Prefetching for Multicores
inferred← citeshttps://doi.org/10.1007/978-3-642-24568-8_1openalex-snapshot
A High Performance Adaptive Miss Handling Architecture for Chip Multiprocessors
inferred← citeshttps://doi.org/10.1007/978-3-662-44917-2_15openalex-snapshot
Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs
inferred← citeshttps://doi.org/10.1007/978-94-007-1488-5_15openalex-snapshot
Off-Chip SDRAM Access Through Spidergon STNoC
inferred← citeshttps://doi.org/10.1007/978-981-15-5400-1_58openalex-snapshot
Miss Rate Estimation (MRE) an Novel Approach Toward L2 Cache Partitioning Algorithm’s for Multicore System
inferred← citeshttps://doi.org/10.1007/s10766-017-0521-2openalex-snapshot
The Design of NoC-Side Memory Access Scheduling for Energy-Efficient GPGPUs
inferred← citeshttps://doi.org/10.1007/s11042-013-1639-xopenalex-snapshot
Demand look-ahead memory access scheduling for 3D graphics processing units
inferred← citeshttps://doi.org/10.1007/s11227-011-0703-4openalex-snapshot
Toward on-chip datacenters: a perspective on general trends and on-chip particulars
inferred← citeshttps://doi.org/10.1007/s11227-023-05070-0openalex-snapshot
BALANCER: bandwidth allocation and cache partitioning for multicore processors
inferred← citeshttps://doi.org/10.1007/s11241-014-9211-yopenalex-snapshot
A formal approach to the WCRT analysis of multicore systems with memory contention under phase-structured task sets
inferred← citeshttps://doi.org/10.1007/s11241-016-9248-1openalex-snapshot
Bounding and reducing memory interference in COTS-based multi-core systems
inferred← citeshttps://doi.org/10.1007/s11265-015-1015-3openalex-snapshot
PUMA: From Simultaneous to Parallel for Shared Memory System in Multi-core
inferred← citeshttps://doi.org/10.1007/s11390-009-9297-1openalex-snapshot
PARBLO: Page-Allocation-Based DRAM Row Buffer Locality Optimization
inferred← citeshttps://doi.org/10.1016/b978-0-12-408089-8.00002-1openalex-snapshot
Understanding Application Contentiousness and Sensitivity on Modern Multicores
inferred← citeshttps://doi.org/10.1016/j.comnet.2009.04.015openalex-snapshot
VM3: Measuring, modeling and managing VM shared resources
inferred← citeshttps://doi.org/10.1016/j.jcss.2012.05.002openalex-snapshot
Regional cache organization for NoC based many-core processors
inferred← citeshttps://doi.org/10.1016/j.jpdc.2010.10.013openalex-snapshot
CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs
inferred← citeshttps://doi.org/10.1016/j.suscom.2022.100720openalex-snapshot
Interconnect support for energy efficient and high bandwidth memory access in CMPs
inferred← citeshttps://doi.org/10.1016/j.sysarc.2011.10.002openalex-snapshot
Memory access schedule minimization for embedded systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2013.03.004openalex-snapshot
Distributed fair DRAM scheduling in network-on-chips architecture
inferred← citeshttps://doi.org/10.1109/asap.2017.7995264openalex-snapshot
A Staged Memory Resource Management Method for CMP systems
inferred← citeshttps://doi.org/10.1109/ccece.2009.5090118openalex-snapshot
Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems
inferred← citeshttps://doi.org/10.1109/ccgrid.2011.37openalex-snapshot
Adaptive QoS Decomposition and Control for Storage Cache Management in Multi-server Environments
inferred← citeshttps://doi.org/10.1109/ccgrid.2015.152openalex-snapshot
Modeling Cross-Architecture Co-Tenancy Performance Interference
inferred← citeshttps://doi.org/10.1109/cit.2009.120openalex-snapshot
High Performance Memory Management for a Multi-core Architecture
inferred← citeshttps://doi.org/10.1109/cit.2010.429openalex-snapshot
Network Main Memory Architecture for NoC-Based Chips
inferred← citeshttps://doi.org/10.1109/cit.2010.53openalex-snapshot
Distributed Memory Management Units Architecture for NoC-based CMPs
inferred← citeshttps://doi.org/10.1109/cse.2014.347openalex-snapshot
Pseudo Share: Bring Shared to Exclusive for Main Memory in Multi-core Systems
inferred← citeshttps://doi.org/10.1109/dac.2018.8465877openalex-snapshot
FLOSS: FLOw Sensitive Scheduling on Mobile Platforms
inferred← citeshttps://doi.org/10.1109/date.2011.5763157openalex-snapshot
Flex memory: Exploiting and managing abundant off-chip optical bandwidth
inferred← citeshttps://doi.org/10.1109/dsd.2009.167openalex-snapshot
Composable Resource Sharing Based on Latency-Rate Servers
inferred← citeshttps://doi.org/10.1109/dsn.2013.6575298openalex-snapshot
CloudPD: Problem determination and diagnosis in shared dynamic clouds
inferred← citeshttps://doi.org/10.1109/etfa.2014.7005063openalex-snapshot
Combating unpredictability in multicores through the multi-resource server
inferred← citeshttps://doi.org/10.1109/etfa.2015.7301431openalex-snapshot
Compositional analysis for the Multi-Resource Server
inferred← citeshttps://doi.org/10.1109/greencom.2012.80openalex-snapshot
Analysis and Simulation of HPC Applications in Virtualized Data Centers
inferred← citeshttps://doi.org/10.1109/hpca.2010.5416642openalex-snapshot
CHOP: Adaptive filter-based DRAM caching for CMP server platforms
inferred← citeshttps://doi.org/10.1109/hpca.2010.5416654openalex-snapshot
A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems
inferred← citeshttps://doi.org/10.1109/hpca.2010.5416655openalex-snapshot
Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance
inferred← citeshttps://doi.org/10.1109/hpca.2010.5416658openalex-snapshot
ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers
inferred← citeshttps://doi.org/10.1109/hpca.2012.6168944openalex-snapshot
Balancing DRAM locality and parallelism in shared memory CMP systems
inferred← citeshttps://doi.org/10.1109/hpca.2013.6522318openalex-snapshot
Optimizing Google's warehouse scale computers: The NUMA experience
inferred← citeshttps://doi.org/10.1109/hpca.2013.6522356openalex-snapshot
MISE: Providing performance predictability and improving fairness in shared main memory systems
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835945openalex-snapshot
Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056026openalex-snapshot
XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures
inferred← citeshttps://doi.org/10.1109/hpca.2016.7446102openalex-snapshot
Cache QoS: From concept to reality in the Intel® Xeon® processor E5-2600 v3 product family
inferred← citeshttps://doi.org/10.1109/hpca.2017.22openalex-snapshot
Cooper: Task Colocation with Cooperative Games
inferred← citeshttps://doi.org/10.1109/hpca.2017.33openalex-snapshot
PABST: Proportionally Allocated Bandwidth at the Source and Target
inferred← citeshttps://doi.org/10.1109/hpca.2019.00037openalex-snapshot
Enhancing Server Efficiency in the Face of Killer Microseconds
inferred← citeshttps://doi.org/10.1109/hpca53966.2022.00087openalex-snapshot
DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators
inferred← citeshttps://doi.org/10.1109/hpca68181.2026.11408542openalex-snapshot
RoMe: Row Granularity Access Memory System for Large Language Models
inferred← citeshttps://doi.org/10.1109/hpcc.2009.77openalex-snapshot
A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures
inferred← citeshttps://doi.org/10.1109/iccad.2010.5654145openalex-snapshot
Hierarchical memory scheduling for multimedia MPSoCs
inferred← citeshttps://doi.org/10.1109/iccd.2007.4601961openalex-snapshot
Power reduction of chip multi-processors using shared resource control cooperating with DVFS
inferred← citeshttps://doi.org/10.1109/iccd.2008.4751890openalex-snapshot
Low-cost open-page prefetch scheduling in chip multiprocessors
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657096openalex-snapshot
DR-SNUCA: An energy-scalable dynamically partitioned cache
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974655openalex-snapshot
The Blacklisting Memory Scheduler: Achieving high performance and fairness at low cost
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974694openalex-snapshot
A Thread-Aware Adaptive Data Prefetcher
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974717openalex-snapshot
Fair share: Allocation of GPU resources for both performance and fairness
inferred← citeshttps://doi.org/10.1109/iccd.2018.00046openalex-snapshot
CART: Cache Access Reordering Tree for Efficient Cache and Memory Accesses in GPUs
inferred← citeshttps://doi.org/10.1109/iccd46524.2019.00022openalex-snapshot
Bandwidth-Aware Last-Level Caching: Efficiently Coordinating Off-Chip Read and Write Bandwidth
inferred← citeshttps://doi.org/10.1109/icct62929.2024.10874929openalex-snapshot
Inverse Weight Based Arbitration Algorithm for On-Chip Networks
inferred← citeshttps://doi.org/10.1109/icde53745.2022.00270openalex-snapshot
Polynesia: Enabling High-Performance and Energy-Efficient Hybrid Transactional/Analytical Databases with Hardware/Software Co-Design
inferred← citeshttps://doi.org/10.1109/icise.2009.587openalex-snapshot
Fair Dynamic Pipelining Memory Access Scheduling
inferred← citeshttps://doi.org/10.1109/icpp.2011.59openalex-snapshot
Understanding Off-Chip Memory Contention of Parallel Programs in Multicore Systems
inferred← citeshttps://doi.org/10.1109/icpp.2012.8openalex-snapshot
A Flexible Framework for Throttling-Enabled Multicore Management (TEMM)
inferred← citeshttps://doi.org/10.1109/igcc.2016.7892617openalex-snapshot
An energy-efficient bandwidth allocation method for single-chip heterogeneous processor
inferred← citeshttps://doi.org/10.1109/iiswc.2007.4362180openalex-snapshot
An Evaluation of Server Consolidation Workloads for Multi-Core Designs
inferred← citeshttps://doi.org/10.1109/iiswc.2015.9openalex-snapshot
Characterization and Throttling-Based Mitigation of Memory Interference for Heterogeneous Smartphones
inferred← citeshttps://doi.org/10.1109/iiswc.2016.7581279openalex-snapshot
Memory controller design under cloud workloads
inferred← citeshttps://doi.org/10.1109/ipdps.2010.5470451openalex-snapshot
Fine-grained QoS scheduling for PCM-based main memory systems
inferred← citeshttps://doi.org/10.1109/ipdps.2011.68openalex-snapshot
A Practical Approach for Performance Analysis of Shared-Memory Programs
inferred← citeshttps://doi.org/10.1109/ipdps.2013.85openalex-snapshot
An Analytical Performance Model for Partitioning Off-Chip Memory Bandwidth
inferred← citeshttps://doi.org/10.1109/ipdps.2015.48openalex-snapshot
Addressing Fairness in SMT Multicores with a Progress-Aware Scheduler
inferred← citeshttps://doi.org/10.1109/isca.2008.21openalex-snapshot
Self-Optimizing Memory Controllers: A Reinforcement Learning Approach
inferred← citeshttps://doi.org/10.1109/isca.2008.31openalex-snapshot
Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks
inferred← citeshttps://doi.org/10.1109/isca.2008.7openalex-snapshot
Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems
inferred← citeshttps://doi.org/10.1109/isca.2012.6237027openalex-snapshot
Improving writeback efficiency with decoupled last-write prediction
inferred← citeshttps://doi.org/10.1109/isca.2012.6237032openalex-snapshot
A case for exploiting subarray-level parallelism (SALP) in DRAM
inferred← citeshttps://doi.org/10.1109/isca.2012.6237035openalex-snapshot
Physically addressed queueing (PAQ): Improving parallelism in solid state disks
inferred← citeshttps://doi.org/10.1109/isca.2012.6237036openalex-snapshot
Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems
inferred← citeshttps://doi.org/10.1109/isca.2016.53openalex-snapshot
MITTS: Memory Inter-arrival Time Traffic Shaping
inferred← citeshttps://doi.org/10.1109/isca.2018.00024openalex-snapshot
Get Out of the Valley: Power-Efficient Address Mapping for GPUs
inferred← citeshttps://doi.org/10.1109/isca.2018.00041openalex-snapshot
FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives
inferred← citeshttps://doi.org/10.1109/isca66397.2026.00019openalex-snapshot
COSM: A Cooperative Scheduling Framework for Concurrent PIM and CPU Execution on Mobile Devices
inferred← citeshttps://doi.org/10.1109/islped.2013.6629312openalex-snapshot
Page policy control with memory partitioning for DRAM performance and power efficiency
inferred← citeshttps://doi.org/10.1109/ispa.2012.31openalex-snapshot
Fair Memory Access Scheduling for Quality of Service Guarantees via Service Curves
inferred← citeshttps://doi.org/10.1109/ispass.2015.7095786openalex-snapshot
Multi-program benchmark definition
inferred← citeshttps://doi.org/10.1109/jsyst.2015.2430522openalex-snapshot
Coordinate Channel-Aware Page Mapping Policy and Memory Scheduling for Reducing Memory Interference Among Multimedia Applications
inferred← citeshttps://doi.org/10.1109/mascots.2011.17openalex-snapshot
An Analytical Performance Model for Co-management of Last-Level Cache and Bandwidth Sharing
inferred← citeshttps://doi.org/10.1109/mcsoc.2017.11openalex-snapshot
Hypervisor-Induced Negative Interference in Virtualized Multi-core Platforms: The P4080 Case
inferred← citeshttps://doi.org/10.1109/micro.2007.21openalex-snapshot
Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/micro.2007.40openalex-snapshot
Process Variation Tolerant 3T1D-Based Cache Architectures
inferred← citeshttps://doi.org/10.1109/micro.2008.4771791openalex-snapshot
Prefetch-Aware DRAM Controllers
inferred← citeshttps://doi.org/10.1109/micro.2008.4771801openalex-snapshot
Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach
inferred← citeshttps://doi.org/10.1109/micro.2010.21openalex-snapshot
LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support
inferred← citeshttps://doi.org/10.1109/micro.2010.51openalex-snapshot
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior
inferred← citeshttps://doi.org/10.1109/micro.2014.44openalex-snapshot
BuMP: Bulk Memory Access Prediction and Streaming
inferred← citeshttps://doi.org/10.1109/micro.2014.47openalex-snapshot
FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00036openalex-snapshot
FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching
inferred← citeshttps://doi.org/10.1109/micro61859.2024.00072openalex-snapshot
BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
inferred← citeshttps://doi.org/10.1109/pact.2007.29openalex-snapshot
Effective Management of DRAM Bandwidth in Multicore Processors
inferred← citeshttps://doi.org/10.1109/pact.2013.6618809openalex-snapshot
Writeback-aware bandwidth partitioning for multi-core systems with PCM
inferred← citeshttps://doi.org/10.1109/pact.2019.00016openalex-snapshot
Enforcing Last-Level Cache Partitioning through Memory Virtual Channels
inferred← citeshttps://doi.org/10.1109/padsw.2014.7097795openalex-snapshot
Traffic-aware frequency scaling for balanced on-chip networks on GPGPUs
inferred← citeshttps://doi.org/10.1109/recosoc.2016.7533902openalex-snapshot
Efficient bandwidth regulation at memory controller for mixed criticality applications
inferred← citeshttps://doi.org/10.1109/rtas.2013.6531079openalex-snapshot
MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms
inferred← citeshttps://doi.org/10.1109/rtas.2014.6925998openalex-snapshot
Bounding memory interference delay in COTS-based multi-core systems
inferred← citeshttps://doi.org/10.1109/rtas.2015.7108452openalex-snapshot
Memory efficient global scheduling of real-time tasks
inferred← citeshttps://doi.org/10.1109/rtas.2016.7461364openalex-snapshot
Trading Cores for Memory Bandwidth in Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtas.2017.36openalex-snapshot
QoS-Aware Flash Memory Controller
inferred← citeshttps://doi.org/10.1109/rtas48715.2020.000-3openalex-snapshot
A Holistic Memory Contention Analysis for Parallel Real-Time Tasks under Partitioned Scheduling
inferred← citeshttps://doi.org/10.1109/rtcsa.2014.6910521openalex-snapshot
PUMA: Pseudo unified memory architecture for single-ISA heterogeneous multi-core systems
inferred← citeshttps://doi.org/10.1109/samos.2013.6621127openalex-snapshot
TimeCube: A manycore embedded processor with interference-agnostic progress tracking
inferred← citeshttps://doi.org/10.1109/sbac-pad.2014.36openalex-snapshot
HiTS: A High Throughput Memory Scheduling Scheme to Mitigate Denial-of-Service Attacks in Multi-core Systems
inferred← citeshttps://doi.org/10.1109/sc.2012.78openalex-snapshot
Measuring interference between live datacenter applications
inferred← citeshttps://doi.org/10.1109/secon.2013.6567367openalex-snapshot
Time-predictable DRAM access scheduling algorithms for real-time multicore processors
inferred← citeshttps://doi.org/10.1109/tc.2010.108openalex-snapshot
Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors
inferred← citeshttps://doi.org/10.1109/tc.2010.214openalex-snapshot
Prefetch-Aware Memory Controllers
inferred← citeshttps://doi.org/10.1109/tc.2012.173openalex-snapshot
Thread Row Buffers: Improving Memory Performance Isolation and Throughput in Multiprogrammed Environments
inferred← citeshttps://doi.org/10.1109/tc.2015.2425874openalex-snapshot
Schedulability Analysis for Memory Bandwidth Regulated Multicore Real-Time Systems
inferred← citeshttps://doi.org/10.1109/tc.2015.2425889openalex-snapshot
Memory Bandwidth Management for Efficient Performance Isolation in Multi-Core Platforms
inferred← citeshttps://doi.org/10.1109/tc.2016.2620977openalex-snapshot
Perf&Fair: A Progress-Aware Scheduler to Enhance Performance and Fairness in SMT Multicores
inferred← citeshttps://doi.org/10.1109/tcad.2017.2705123openalex-snapshot
MCXplore: Automating the Validation Process of DRAM Memory Controller Designs
inferred← citeshttps://doi.org/10.1109/tpds.2013.133openalex-snapshot
Improving GPU Memory Performancewith Artificial Barrier Synchronization
inferred← citeshttps://doi.org/10.1109/tpds.2014.2306411openalex-snapshot
FPS: A Fair-Progress Process Scheduling Policy on Shared-Memory Multiprocessors
inferred← citeshttps://doi.org/10.1109/tpds.2016.2526003openalex-snapshot
BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling
inferred← citeshttps://doi.org/10.1109/tpds.2019.2906891openalex-snapshot
Coordinated DMA: Improving the DRAM Access Efficiency for Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/trustcom.2011.136openalex-snapshot
Real-Time Scheduling for Phase Change Main Memory Systems
inferred← citeshttps://doi.org/10.1109/trustcom.2013.145openalex-snapshot
A Study of Leveraging Memory Level Parallelism for DRAM System on Multi-core/Many-Core Architecture
inferred← citeshttps://doi.org/10.1109/tsc.2023.3335048openalex-snapshot
Fairness-Efficiency Scheduling for Pay-as-You-Go Shared Caching Systems With Long-Term Fairness Guarantees
inferred← citeshttps://doi.org/10.1109/vlsi-dat49148.2020.9196490openalex-snapshot
Intelligent Architectures for Intelligent Machines
inferred← citeshttps://doi.org/10.1109/vlsid.2017.21openalex-snapshot
An Experimental Study on Dynamic Bank Partitioning of DRAM in Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/wcse.2009.689openalex-snapshot
A Memory Access Scheduling Method for Multi-core Processor
inferred← citeshttps://doi.org/10.1145/1150019.1136509openalex-snapshot
Cooperative Caching for Chip Multiprocessors
inferred← citeshttps://doi.org/10.1145/1250662.1250670openalex-snapshot
Virtual hierarchies to support server consolidation
inferred← citeshttps://doi.org/10.1145/1254882.1254886openalex-snapshot
QoS policies and architecture for cache/memory in CMP platforms
inferred← citeshttps://doi.org/10.1145/1269899.1254886openalex-snapshot
QoS policies and architecture for cache/memory in CMP platforms
inferred← citeshttps://doi.org/10.1145/1274971.1275005openalex-snapshot
Cooperative cache partitioning for chip multiprocessors
inferred← citeshttps://doi.org/10.1145/1366230.1366256openalex-snapshot
Optimizing thread throughput for multithreaded workloads on memory constrained CMPs
inferred← citeshttps://doi.org/10.1145/1394608.1382128openalex-snapshot
Parallelism-Aware Batch Scheduling
inferred← citeshttps://doi.org/10.1145/1394608.1382130openalex-snapshot
Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks
inferred← citeshttps://doi.org/10.1145/1394608.1382172openalex-snapshot
Self-Optimizing Memory Controllers
inferred← citeshttps://doi.org/10.1145/1400751.1400799openalex-snapshot
Distributed order scheduling and its application to multi-core dram controllers
inferred← citeshttps://doi.org/10.1145/1531743.1531747openalex-snapshot
A light-weight fairness mechanism for chip multiprocessor memory systems
inferred← citeshttps://doi.org/10.1145/1542275.1542342openalex-snapshot
Rate-based QoS techniques for cache/memory in CMP platforms
inferred← citeshttps://doi.org/10.1145/1543753.1543755openalex-snapshot
Service level agreement for multithreaded processors
inferred← citeshttps://doi.org/10.1145/1555754.1555792openalex-snapshot
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors
inferred← citeshttps://doi.org/10.1145/1555754.1555810openalex-snapshot
Achieving predictable performance through better memory controller placement in many-core CMPs
inferred← citeshttps://doi.org/10.1145/1555815.1555792openalex-snapshot
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors
inferred← citeshttps://doi.org/10.1145/1555815.1555810openalex-snapshot
Achieving predictable performance through better memory controller placement in many-core CMPs
inferred← citeshttps://doi.org/10.1145/1594233.1594278openalex-snapshot
Cooperative shared resource access control for low-power chip multiprocessors
inferred← citeshttps://doi.org/10.1145/1654059.1654066openalex-snapshot
A case for integrated processor-cache partitioning in chip multiprocessors
inferred← citeshttps://doi.org/10.1145/1654059.1654102openalex-snapshot
Future scaling of processor-memory interfaces
inferred← citeshttps://doi.org/10.1145/1669112.1669119openalex-snapshot
Complexity effective memory access scheduling for many-core accelerator architectures
inferred← citeshttps://doi.org/10.1145/1669112.1669155openalex-snapshot
Improving memory bank-level parallelism in the presence of prefetching
inferred← citeshttps://doi.org/10.1145/1735970.1736058openalex-snapshot
Fairness via source throttling
inferred← citeshttps://doi.org/10.1145/1735971.1736058openalex-snapshot
Fairness via source throttling
inferred← citeshttps://doi.org/10.1145/1736020.1736058openalex-snapshot
Fairness via source throttling
inferred← citeshttps://doi.org/10.1145/1810085.1810113openalex-snapshot
An approach to resource-aware co-scheduling for CMPs
inferred← citeshttps://doi.org/10.1145/1944862.1944887openalex-snapshot
Directly characterizing cross core interference through contention synthesis
inferred← citeshttps://doi.org/10.1145/1993744.1993749openalex-snapshot
Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors
inferred← citeshttps://doi.org/10.1145/2000064.2000081openalex-snapshot
Prefetch-aware shared resource management for multi-core systems
inferred← citeshttps://doi.org/10.1145/2000417.2000419openalex-snapshot
Contentiousness vs. sensitivity
inferred← citeshttps://doi.org/10.1145/2024723.2000081openalex-snapshot
Prefetch-aware shared resource management for multi-core systems
inferred← citeshttps://doi.org/10.1145/2039370.2039405openalex-snapshot
Optimal memory controller placement for chip multiprocessor
inferred← citeshttps://doi.org/10.1145/2133382.2133386openalex-snapshot
Improving System Energy Efficiency with Memory Rank Subsetting
inferred← citeshttps://doi.org/10.1145/2155620.2155663openalex-snapshot
Parallel application memory scheduling
showing the first 200 of 322 · page through all 322
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.