On the public citation graph
FractalMRC: Online Cache Miss Rate Curve Prediction on Commodity Systems
0 signed · 55 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/cpe.1166openalex-snapshot
APEX‐Map: a parameterized scalable memory access probe for high‐performance computing systems
inferredcites →https://doi.org/10.1007/978-3-642-24151-2_13openalex-snapshot
MT-Profiler: A Parallel Dynamic Analysis Framework Based on Two-Stage Sampling
inferredcites →https://doi.org/10.1023/b:supe.0000014800.27383.8fopenalex-snapshot
Dynamic Partitioning of Shared Cache Memory
inferredcites →https://doi.org/10.1063/1.1665260openalex-snapshot
Expected Number of Distinct Sites Visited by a Random Walk with an Infinite Variance
inferredcites →https://doi.org/10.1109/12.165388openalex-snapshot
Optimal partitioning of cache memory
inferredcites →https://doi.org/10.1109/12.30852openalex-snapshot
On the fractal dimension of computer programs and its application to the prediction of the cache miss ratio
inferredcites →https://doi.org/10.1109/hpca.2005.27openalex-snapshot
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture
inferredcites →https://doi.org/10.1109/hpca.2008.4658653openalex-snapshot
Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems
inferredcites →https://doi.org/10.1109/icpp.2010.43openalex-snapshot
Characterizing the Relation Between Apex-Map Synthetic Probes and Reuse Distance Distributions
inferredcites →https://doi.org/10.1109/isca.1990.134546openalex-snapshot
The TLB slice-a low-cost high-speed address translation mechanism
inferredcites →https://doi.org/10.1109/mascots.2010.74openalex-snapshot
CantorSim: Simplifying Acceleration of Micro-architecture Simulations
inferredcites →https://doi.org/10.1109/micro.2006.31openalex-snapshot
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation
inferredcites →https://doi.org/10.1109/micro.2006.49openalex-snapshot
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches
inferredcites →https://doi.org/10.1145/1024393.1024415openalex-snapshot
Dynamic tracking of page miss ratio curve for memory management
inferredcites →https://doi.org/10.1145/1064212.1064232openalex-snapshot
Fast data-locality profiling of native execution
inferredcites →https://doi.org/10.1145/1152154.1152160openalex-snapshot
Architectural support for operating system-driven CMP cache management
inferredcites →https://doi.org/10.1145/1190215.1190227openalex-snapshot
Locality approximation using time
inferredcites →https://doi.org/10.1145/1190216.1190227openalex-snapshot
Locality approximation using time
inferredcites →https://doi.org/10.1145/1274971.1275005openalex-snapshot
Cooperative cache partitioning for chip multiprocessors
inferredcites →https://doi.org/10.1145/1375634.1375648openalex-snapshot
Sampling-based program locality approximation
inferredcites →https://doi.org/10.1145/1454115.1454146openalex-snapshot
Analysis and approximation of optimal co-scheduling on chip multiprocessors
inferredcites →https://doi.org/10.1145/1519065.1519076openalex-snapshot
Towards practical page coloring-based multicore cache management
inferredcites →https://doi.org/10.1145/1654059.1654074openalex-snapshot
Enabling software management for multicore caches with a lightweight hardware support
inferredcites →https://doi.org/10.1145/1854273.1854286openalex-snapshot
Accelerating multicore reuse distance analysis with sampling and parallelization
inferredcites →https://doi.org/10.1145/1941553.1941567openalex-snapshot
All-window profiling and composable models of cache sharing
inferredcites →https://doi.org/10.1145/325096.325161openalex-snapshot
The TLB slice—a low-cost high-speed address translation mechanism
inferredcites →https://doi.org/10.1145/378993.379244openalex-snapshot
Symbiotic jobscheduling for a simultaneous multithreaded processor
inferredcites →https://doi.org/10.1145/605397.605403openalex-snapshot
Automatically characterizing large scale program behavior
inferredcites →https://doi.org/10.1147/rd.272.0164openalex-snapshot
Fractal Nature of Software-Cache Interaction
inferredcites →https://doi.org/10.1147/rd.326.0796openalex-snapshot
From the fractal dimension of the intermiss gaps to the cache-miss ratio
inferredcites →https://doi.org/10.1147/sj.92.0078openalex-snapshot
Evaluation techniques for storage hierarchies
inferredcites →https://doi.org/10.5555/1025127.1026001openalex-snapshot
Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/s10766-014-0334-5openalex-snapshot
A Phase Behavior Aware Dynamic Cache Partitioning Scheme for CMPs
inferred← citeshttps://doi.org/10.1007/s11390-014-1460-7openalex-snapshot
Performance Metrics and Models for Shared Cache
inferred← citeshttps://doi.org/10.1016/j.cl.2018.03.003openalex-snapshot
Data access skipping for recursive partitioning methods
inferred← citeshttps://doi.org/10.1109/ccgrid.2012.139openalex-snapshot
Cache Conscious Task Regrouping on Multicore Processors
inferred← citeshttps://doi.org/10.1109/icmla.2018.00162openalex-snapshot
Applying Supervised Learning to the Static Prediction of Locality-Pattern Complexity in Scientific Code
inferred← citeshttps://doi.org/10.1109/mascots.2013.28openalex-snapshot
Makespan-Optimal Cache Partitioning
inferred← citeshttps://doi.org/10.1109/micro.2018.00056openalex-snapshot
CounterMiner: Mining Big Performance Data from Hardware Counters
inferred← citeshttps://doi.org/10.1109/tc.2020.2968066openalex-snapshot
Page Reusability-Based Cache Partitioning for Multi-Core Systems
inferred← citeshttps://doi.org/10.1109/tc.2025.3590811openalex-snapshot
LAShards: Low-Overhead and Self-Adaptive MRC Construction for Non-Stack Algorithms
inferred← citeshttps://doi.org/10.1145/3366423.3380176openalex-snapshot
PG2S+: Stack Distance Construction Using Popularity, Gap and Machine Learning
inferred← citeshttps://doi.org/10.1145/3558481.3591085openalex-snapshot
Increment - and - Freeze: Every Cache, Everywhere, All of the Time
inferred← citeshttps://doi.org/10.1145/3629525openalex-snapshot
Efficient Cross-platform Multiplexing of Hardware Performance Counters via Adaptive Grouping
inferred← citeshttps://doi.org/10.32657/10356/70623openalex-snapshot
New resource allocation algorithms for emerging computer systems
inferred← citeshttps://doi.org/10.37099/mtu.dc.etdr/653openalex-snapshot
mPart: Miss Ratio Curve Guided Partitioning in Key-Value Stores
inferred← citeshttps://doi.org/10.48550/arxiv.1804.01972openalex-snapshot
A Survey of Miss-Ratio Curve Construction Techniques
inferred← citeshttps://doi.org/10.5555/2750482.2750490openalex-snapshot
Efficient MRC construction with SHARDS
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.