On the public citation graph

Optimizing Checkpoints Using NVM as Virtual Memory

0 signed · 99 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1088/1742-6596/78/1/012022openalex-snapshot
Understanding failures in petascale computers
inferredcites →https://doi.org/10.1109/71.730527openalex-snapshot
Diskless checkpointing
inferredcites →https://doi.org/10.1109/icpp.2005.47openalex-snapshot
Integrated Performance Monitoring of a Cosmology Application on Leading HEC Platforms
inferredcites →https://doi.org/10.1109/ipdps.2010.5470454openalex-snapshot
PreDatA – preparatory data analytics on peta-scale machines
inferredcites →https://doi.org/10.1109/ipdps.2012.89openalex-snapshot
Identifying Opportunities for Byte-Addressable Non-Volatile Memory in Extreme-Scale Scientific Applications
inferredcites →https://doi.org/10.1109/micro.2010.33openalex-snapshot
Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories
inferredcites →https://doi.org/10.1109/mm.2005.110openalex-snapshot
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation
inferredcites →https://doi.org/10.1109/sc.2010.18openalex-snapshot
Design, Modeling, and Evaluation of a Scalable Multi-level Checkpointing System
inferredcites →https://doi.org/10.1145/1551609.1551618openalex-snapshot
DataStager
inferredcites →https://doi.org/10.1145/1555754.1555758openalex-snapshot
Architecting phase change memory as a scalable dram alternative
inferredcites →https://doi.org/10.1145/1629575.1629589openalex-snapshot
Better I/O through byte-addressable, persistent memory
inferredcites →https://doi.org/10.1145/1654059.1654081openalex-snapshot
PLFS
inferredcites →https://doi.org/10.1145/1654059.1654117openalex-snapshot
Leveraging 3D PCRAM technologies to reduce checkpoint overhead for future exascale systems
inferredcites →https://doi.org/10.1145/1950365.1950379openalex-snapshot
Mnemosyne
inferredcites →https://doi.org/10.1145/1950365.1950380openalex-snapshot
NV-Heaps
inferredcites →https://doi.org/10.1145/1970386.1970387openalex-snapshot
Hybrid checkpointing using emerging nonvolatile memories for future exascale systems
inferredcites →https://doi.org/10.1145/2063384.2063427openalex-snapshot
FTI
inferredcites →https://doi.org/10.1145/2110205.2110209openalex-snapshot
Using active NVRAM for I/O staging
inferredcites →https://doi.org/10.1155/2013/341672openalex-snapshot
McrEngine: A Scalable Checkpointing System Using Data-Aware Aggregation and Compression
inferredcites →https://doi.org/10.5555/1972457.1972479openalex-snapshot
SSDAlloc: hybrid SSD/RAM memory management made easy

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.5340openalex-snapshot
Node failure resiliency for Uintah without checkpointing
inferred← citeshttps://doi.org/10.1007/978-3-319-10214-6_5openalex-snapshot
Using Simulation to Evaluate the Performance of Resilience Strategies at Scale
inferred← citeshttps://doi.org/10.1007/978-3-319-47099-3_4openalex-snapshot
Application-Based Coarse-Grained Incremental Checkpointing Based on Non-volatile Memory
inferred← citeshttps://doi.org/10.1109/access.2018.2847278openalex-snapshot
XPMFS: A New NVM File System for Vehicle Big Data
inferred← citeshttps://doi.org/10.1109/cluster.2014.6968745openalex-snapshot
Evaluation of emerging memory technologies for HPC, data intensive applications
inferred← citeshttps://doi.org/10.1109/dsn.2014.76openalex-snapshot
HeteroCheckpoint: Efficient Checkpointing for Accelerator-Based Systems
inferred← citeshttps://doi.org/10.1109/ftxs49593.2019.00007openalex-snapshot
Enforcing Crash Consistency of Scientific Applications in Non-Volatile Main Memory Systems
inferred← citeshttps://doi.org/10.1109/hipc.2016.023openalex-snapshot
Phoenix: Memory Speed HPC I/O with NVM
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835960openalex-snapshot
Reducing the cost of persistence for nonvolatile heaps in end user devices
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056060openalex-snapshot
Architecture exploration for ambient energy harvesting nonvolatile processors
inferred← citeshttps://doi.org/10.1109/iccad.2014.7001367openalex-snapshot
Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing
inferred← citeshttps://doi.org/10.1109/iccd.2017.17openalex-snapshot
Adaptive Prefetching for Accelerating Read and Write in NVM-Based File Systems
inferred← citeshttps://doi.org/10.1109/iccq51190.2021.9392904openalex-snapshot
An Efficient Dynamic Analysis Tool for Checking Durable Linearizability
inferred← citeshttps://doi.org/10.1109/isai.2016.0015openalex-snapshot
Dynamic Page Size Adjustment in Operating System
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00060openalex-snapshot
Relaxed Persist Ordering Using Strand Persistency
inferred← citeshttps://doi.org/10.1109/iscc.2017.8024506openalex-snapshot
Analysis of checkpointing algorithms for primary-backup replication
inferred← citeshttps://doi.org/10.1109/jiot.2022.3144026openalex-snapshot
Adaptive Fault-Tolerant Strategy for Latency-Aware IoT Application Executing in Edge Computing Environment
inferred← citeshttps://doi.org/10.1109/mchpc49590.2019.00010openalex-snapshot
Optimizing Post-Copy Live Migration with System-Level Checkpoint Using Fabric-Attached Memory
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00052openalex-snapshot
(Almost) Fence-less Persist Ordering
inferred← citeshttps://doi.org/10.1109/nvmsa.2015.7304362openalex-snapshot
NVM aware MariaDB database system
inferred← citeshttps://doi.org/10.1109/pact.2017.58openalex-snapshot
Efficient Checkpointing of Loop-Based Codes for Non-volatile Main Memory
inferred← citeshttps://doi.org/10.1109/pact.2019.00018openalex-snapshot
Enforcing Crash Consistency of Evolving Network Analytics in Non-Volatile Main Memory Systems
inferred← citeshttps://doi.org/10.1109/pact58117.2023.00015openalex-snapshot
PreFlush: Lightweight Hardware Prediction Mechanism for Cache Line Flush and Writeback
inferred← citeshttps://doi.org/10.1109/sc.2014.78openalex-snapshot
Exploring Automatic, Online Failure Recovery for Scientific Applications at Extreme Scales
inferred← citeshttps://doi.org/10.1109/siu.2017.7960709openalex-snapshot
Efficient incremental checkpoint algorithm for primary-backup replication
inferred← citeshttps://doi.org/10.1109/srds60354.2023.00022openalex-snapshot
Transparent Fault Tolerance for Stateful Applications in Kubernetes with Checkpoint/Restore
inferred← citeshttps://doi.org/10.1109/tbdata.2018.2865964openalex-snapshot
Improving Bank-Level Parallelism for In-Memory Checkpointing in Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/tpds.2015.2442980openalex-snapshot
A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems
inferred← citeshttps://doi.org/10.1109/tpds.2017.2696538openalex-snapshot
Modeling and Simulating Multiple Failure Masking Enabled by Local Recovery for Stencil-Based Applications at Extreme Scales
inferred← citeshttps://doi.org/10.1109/tpds.2018.2867867openalex-snapshot
Persistent Octrees for Parallel Mesh Refinement through Non-Volatile Byte-Addressable Memory
inferred← citeshttps://doi.org/10.1109/tpds.2020.2965452openalex-snapshot
NVGraph: Enforcing Crash Consistency of Evolving Network Analytics in NVMM Systems
inferred← citeshttps://doi.org/10.1117/12.2274131openalex-snapshot
Challenges and opportunities with spin-based logic
inferred← citeshttps://doi.org/10.1145/2536430.2536432openalex-snapshot
Evaluating energy savings for checkpoint/restart
inferred← citeshttps://doi.org/10.1145/2600212.2600215openalex-snapshot
Snapify
inferred← citeshttps://doi.org/10.1145/2749246.2749260openalex-snapshot
Exploring Failure Recovery for Stencil-based Applications at Extreme Scales
inferred← citeshttps://doi.org/10.1145/2751205.2751212openalex-snapshot
Real-Time In-Memory Checkpointing for Future Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1145/2807591.2807672openalex-snapshot
Local recovery and failure masking for stencil-based applications at extreme scales
inferred← citeshttps://doi.org/10.1145/2814576.2814802openalex-snapshot
Speculative Memory Checkpointing
inferred← citeshttps://doi.org/10.1145/2814576.2814807openalex-snapshot
Improving Preemptive Scheduling with Application-Transparent Checkpointing in Shared Clusters
inferred← citeshttps://doi.org/10.1145/2966986.2967034openalex-snapshot
Energy-efficient fault tolerance approach for internet of things applications
inferred← citeshttps://doi.org/10.1145/2967938.2967953openalex-snapshot
Energy Aware Persistence
inferred← citeshttps://doi.org/10.1145/2989081.2989097openalex-snapshot
Challenges of Programming a System with Heterogeneous Memories and Heterogeneous Processors
inferred← citeshttps://doi.org/10.1145/2989081.2989121openalex-snapshot
Checkpointing Exascale Memory Systems with Existing Memory Technologies
inferred← citeshttps://doi.org/10.1145/3050748.3050751openalex-snapshot
Flexible Page-level Memory Access Monitoring Based on Virtualization Hardware
inferred← citeshttps://doi.org/10.1145/3060403.3066872openalex-snapshot
Exploiting Non-Volatility for Information Processing
inferred← citeshttps://doi.org/10.1145/3095770.3095776openalex-snapshot
UNITY
inferred← citeshttps://doi.org/10.1145/3126908.3126918openalex-snapshot
Leveraging near data processing for high-performance checkpoint/restart
inferred← citeshttps://doi.org/10.1145/3126908.3126944openalex-snapshot
Large-scale adaptive mesh simulations through non-volatile byte-addressable memory
inferred← citeshttps://doi.org/10.1145/3140607.3050751openalex-snapshot
Flexible Page-level Memory Access Monitoring Based on Virtualization Hardware
inferred← citeshttps://doi.org/10.1145/3208040.3208061openalex-snapshot
NVStream
inferred← citeshttps://doi.org/10.1145/3291057openalex-snapshot
Dual-Page Checkpointing
inferred← citeshttps://doi.org/10.1145/3307650.3322206openalex-snapshot
Janus
inferred← citeshttps://doi.org/10.1145/3323091openalex-snapshot
Efficient Checkpointing with Recompute Scheme for Non-volatile Main Memory
inferred← citeshttps://doi.org/10.1145/3357526.3357541openalex-snapshot
Performance characterization of a DRAM-NVM hybrid memory architecture for HPC applications using intel optane DC persistent memory modules
inferred← citeshttps://doi.org/10.1145/3357526.3357542openalex-snapshot
Fast in-memory CRIU for docker containers
inferred← citeshttps://doi.org/10.1145/3357526.3357563openalex-snapshot
Transitioning scientific applications to using non-volatile memory for resilience
inferred← citeshttps://doi.org/10.1145/3373376.3378452openalex-snapshot
Cross-Failure Bug Detection in Persistent Memory Programs
inferred← citeshttps://doi.org/10.1145/3392717.3392755openalex-snapshot
Compiler aided checkpointing using crash-consistent data structures in NVMM systems
inferred← citeshttps://doi.org/10.1145/3445814.3446691openalex-snapshot
PMFuzz: test case generation for persistent memory programs
inferred← citeshttps://doi.org/10.1145/3470496.3527397openalex-snapshot
LightPC
inferred← citeshttps://doi.org/10.1145/3489517.3530536openalex-snapshot
libcrpm
inferred← citeshttps://doi.org/10.1145/3503222.3507758openalex-snapshot
GPM: leveraging persistent memory from a GPU
inferred← citeshttps://doi.org/10.1145/3552326.3587456openalex-snapshot
NearPM: A Near-Data Processing System for Storage-Class Applications
inferred← citeshttps://doi.org/10.1145/3575693.3575749openalex-snapshot
Scoped Buffered Persistency Model for GPUs
inferred← citeshttps://doi.org/10.1155/2015/398369openalex-snapshot
Write-Combined Logging: An Optimized Logging for Consistency in NVRAM
inferred← citeshttps://doi.org/10.1177/1094342015570921openalex-snapshot
A checkpoint compression study for high-performance computing systems
inferred← citeshttps://doi.org/10.1177/1094342021990433openalex-snapshot
Resilience and fault tolerance in high-performance computing for numerical weather and climate prediction
inferred← citeshttps://doi.org/10.12694/scpe.v19i1.1389openalex-snapshot
A Solution to Image Processing with Parallel MPI I/O and Distributed NVRAM Cache
inferred← citeshttps://doi.org/10.1631/fitee.1500352openalex-snapshot
Fine-grained checkpoint based on non-volatile memory
inferred← citeshttps://doi.org/10.1631/fitee.1601477openalex-snapshot
Versionized process based on non-volatile random-access memory for fine-grained fault tolerance
inferred← citeshttps://doi.org/10.2172/1204092openalex-snapshot
Using Simulation to Evaluate the Performance of Resilience Strategies and Process Failures
inferred← citeshttps://doi.org/10.2197/ipsjtsldm.8.2openalex-snapshot
Memory and Storage System Design with Nonvolatile Memory Technologies
inferred← citeshttps://doi.org/10.23919/date.2017.7927132openalex-snapshot
Advanced spintronic memory and logic for non-volatile processors
inferred← citeshttps://doi.org/10.3390/mi10050346openalex-snapshot
The Matrix KV Storage System Based on NVM Devices
inferred← citeshttps://doi.org/10.3390/mi11121075openalex-snapshot
A New Embedded Key–Value Store for NVM Device Simulator
inferred← citeshttps://doi.org/10.48550/arxiv.1705.00264openalex-snapshot
High Performance Data Persistence in Non-Volatile Memory for Resilient High Performance Computing
inferred← citeshttps://doi.org/10.48550/arxiv.1906.10081openalex-snapshot
EasyCrash: Exploring Non-Volatility of Non-Volatile Memory for High Performance Computing Under Failures
inferred← citeshttps://doi.org/10.48550/arxiv.1912.07162openalex-snapshot
Optimal Multi-Level Interval-based Checkpointing for Exascale Stream Processing Systems
inferred← citeshttps://doi.org/10.5555/2691365.2691426openalex-snapshot
Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.