On the public citation graph

Security RBSG: Protecting Phase Change Memory with Security-Level Adjustable Dynamic Mapping

0 signed · 47 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/acssc.2000.911207openalex-snapshot
Parallel square and cube computations
inferredcites →https://doi.org/10.1109/date.2012.6176713openalex-snapshot
Bloom filter-based dynamic wear leveling for phase-change RAM
inferredcites →https://doi.org/10.1109/hpca.2011.5749753openalex-snapshot
Practical and secure PCM systems by online detection of malicious write streams
inferredcites →https://doi.org/10.1109/hpca.2013.6522326openalex-snapshot
Accelerating write by exploiting PCM asymmetries
inferredcites →https://doi.org/10.1109/isca.2008.16openalex-snapshot
A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies
inferredcites →https://doi.org/10.1109/mc.2003.1250880openalex-snapshot
Energy management for commercial servers
inferredcites →https://doi.org/10.1109/tc.2012.292openalex-snapshot
Increasing Endurance and Security of Phase-Change Memory with Multi-Way Wear-Leveling
inferredcites →https://doi.org/10.1145/1089733.1089735openalex-snapshot
Algorithms and data structures for flash memories
inferredcites →https://doi.org/10.1145/1241601.1241619openalex-snapshot
CPU2006 working set size
inferredcites →https://doi.org/10.1145/1394608.1382127openalex-snapshot
A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies
inferredcites →https://doi.org/10.1145/1454115.1454128openalex-snapshot
The PARSEC benchmark suite
inferredcites →https://doi.org/10.1145/1555754.1555759openalex-snapshot
A durable and energy efficient main memory using phase change memory technology
inferredcites →https://doi.org/10.1145/1555815.1555759openalex-snapshot
A durable and energy efficient main memory using phase change memory technology
inferredcites →https://doi.org/10.1145/1669112.1669117openalex-snapshot
Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
inferredcites →https://doi.org/10.1145/1785414.1785441openalex-snapshot
Phase change memory architecture and the quest for scalability
inferredcites →https://doi.org/10.1145/1815961.1816014openalex-snapshot
Security refresh
inferredcites →https://doi.org/10.1145/1816038.1816014openalex-snapshot
Security refresh
inferredcites →https://doi.org/10.1145/2024716.2024718openalex-snapshot
The gem5 simulator
inferredcites →https://doi.org/10.1145/2024724.2024939openalex-snapshot
Wear rate leveling
inferredcites →https://doi.org/10.1145/2366231.2337203openalex-snapshot
PreSET
inferredcites →https://doi.org/10.1147/rd.524.0439openalex-snapshot
Storage-class memory: The next storage system technology
inferredcites →https://doi.org/10.1201/9781439821916openalex-snapshot
Handbook of Applied Cryptography
inferredcites →https://doi.org/10.5555/2492708.2493079openalex-snapshot
Bloom filter-based dynamic wear leveling for phase-change RAM
inferredcites →https://doi.org/10.5860/choice.34-4512openalex-snapshot
Handbook of applied cryptography

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/s10619-022-07421-xopenalex-snapshot
Challenges and future directions for energy, latency, and lifetime improvements in NVMs
inferred← citeshttps://doi.org/10.1007/s10836-021-05961-1openalex-snapshot
Fault-Aware Dependability Enhancement Techniques for Phase Change Memory
inferred← citeshttps://doi.org/10.1007/s11390-024-4251-9openalex-snapshot
SENTRY: Lifetime Secure Technique for Industry Embedded Non-Volatile Random-Access Memory
inferred← citeshttps://doi.org/10.1007/s41635-018-0034-5openalex-snapshot
A Survey of Techniques for Improving Security of Non-volatile Memories
inferred← citeshttps://doi.org/10.1016/j.future.2018.02.038openalex-snapshot
DWARM: A wear-aware memory management scheme for in-memory file systems
inferred← citeshttps://doi.org/10.1109/ats.2018.00039openalex-snapshot
Progressive ECC Techniques for Phase Change Memory
inferred← citeshttps://doi.org/10.1109/icpads.2016.0116openalex-snapshot
Increasing Lifetime and Security of Phase-Change Memory with Endurance Variation
inferred← citeshttps://doi.org/10.1109/icpads51040.2020.00028openalex-snapshot
Themis: Malicious Wear Detection and Defense for Persistent Memory File Systems
inferred← citeshttps://doi.org/10.1109/tc.2017.2677903openalex-snapshot
Time and Space-Efficient Write Parallelism in PCM by Exploiting Data Patterns
inferred← citeshttps://doi.org/10.1109/tc.2019.2933826openalex-snapshot
Integration and Boost of a Read-Modify-Write Module in Phase Change Memory System
inferred← citeshttps://doi.org/10.1109/tcad.2018.2883981openalex-snapshot
A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory
inferred← citeshttps://doi.org/10.1109/ted.2017.2731959openalex-snapshot
A Study on Practically Unlimited Endurance of STT-MRAM
inferred← citeshttps://doi.org/10.1145/3012007openalex-snapshot
MaxPB
inferred← citeshttps://doi.org/10.1145/3061639.3062329openalex-snapshot
Toss-up Wear Leveling
inferred← citeshttps://doi.org/10.1145/3307334.3326108openalex-snapshot
Apps Can Quickly Destroy Your Mobile's Flash
inferred← citeshttps://doi.org/10.1145/3489517.3530546openalex-snapshot
CLIMBER
inferred← citeshttps://doi.org/10.1145/3589327openalex-snapshot
Hamming Tree: The Case for Energy-Aware Indexing for NVMs
inferred← citeshttps://doi.org/10.1145/3631146openalex-snapshot
A Scalable Wear Leveling Technique for Phase Change Memory
inferred← citeshttps://doi.org/10.1155/2022/9552517openalex-snapshot
PCM-2R: Accelerating MLC PCM Writes via Data Reshaping and Remapping
inferred← citeshttps://doi.org/10.1631/fitee.1601652openalex-snapshot
Enhancing security of NVM-based main memory with dynamic Feistel network mapping
inferred← citeshttps://doi.org/10.1631/fitee.2200468openalex-snapshot
An efficient wear-leveling-aware multi-grained allocator for persistent memory file systems
inferred← citeshttps://doi.org/10.23919/date.2017.7927118openalex-snapshot
A wear-leveling-aware counter mode for data encryption in non-volatile memories
inferred← citeshttps://doi.org/10.23919/date.2017.7927251openalex-snapshot
Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.