On the public citation graph
Parallelism and the ARM instruction set architecture
0 signed · 93 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1016/b978-1-55860-874-0.x5000-xopenalex-snapshot
ARM System Developer's Guide
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-1-4614-1791-0_20openalex-snapshot
High-Performance Computing Based on High-Speed Dynamic Reconfiguration
inferred← citeshttps://doi.org/10.1007/978-3-030-34387-3_18openalex-snapshot
Grape Downy Mildew On-line Detection Based on Accurate Image Processing Method Preformed on Embedded Ambient Intelligence System
inferred← citeshttps://doi.org/10.1007/978-3-642-01929-6_4openalex-snapshot
Throughput Constraint for Synchronous Data Flow Graphs
inferred← citeshttps://doi.org/10.1007/978-3-642-11515-8_6openalex-snapshot
Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-19137-4_4openalex-snapshot
Using Amdahl’s Law for Performance Analysis of Many-Core SoC Architectures Based on Functionally Asymmetric Processors
inferred← citeshttps://doi.org/10.1007/s10766-006-0015-0openalex-snapshot
Avoiding Conversion and Rearrangement Overhead in SIMD Architectures
inferred← citeshttps://doi.org/10.1007/s10766-013-0283-4openalex-snapshot
Power Efficiency for Hardware/Software Partitioning with Time and Area Constraints on MPSoC
inferred← citeshttps://doi.org/10.1007/s10951-010-0184-yopenalex-snapshot
Stochastic allocation and scheduling for conditional task graphs in multi-processor systems-on-chip
inferred← citeshttps://doi.org/10.1007/s11265-008-0305-4openalex-snapshot
A Safari Through the MPSoC Run-Time Management Jungle
inferred← citeshttps://doi.org/10.1007/s11265-013-0770-2openalex-snapshot
EVE: A Flexible SIMD Coprocessor for Embedded Vision Applications
inferred← citeshttps://doi.org/10.1016/b978-075067886-5/50035-5openalex-snapshot
The ARM Architecture
inferred← citeshttps://doi.org/10.1016/j.fusengdes.2024.114370openalex-snapshot
MARTe2 on ARM platforms integration challenges: An asymmetric multiprocessing approach for the ITER magnetics diagnostics
inferred← citeshttps://doi.org/10.1016/j.hcc.2024.100276openalex-snapshot
Kubernetes application performance benchmarking on heterogeneous CPU architecture: An experimental review
inferred← citeshttps://doi.org/10.1016/j.jpdc.2010.02.003openalex-snapshot
Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems
inferred← citeshttps://doi.org/10.1016/j.procs.2017.03.177openalex-snapshot
Automatic Wheat Leaf Rust Detection and Grading Diagnosis via Embedded Image Processing System
inferred← citeshttps://doi.org/10.1016/j.sysarc.2009.01.001openalex-snapshot
Broadcast filtering: Snoop energy reduction in shared bus-based low-power MPSoCs
inferred← citeshttps://doi.org/10.1080/00207217.2014.938314openalex-snapshot
Multiprocessor system on chip with shared memory using crossbar topology
inferred← citeshttps://doi.org/10.1080/09537325.2018.1442924openalex-snapshot
The timing of fostering complementary innovation: exploring the antecedent of industry platform emergence
inferred← citeshttps://doi.org/10.1109/acssc.2005.1600048openalex-snapshot
A Light-Weight Cooperative Multi-threading with Hardware Supported Thread-Management on an Embedded Multi-Processor System
inferred← citeshttps://doi.org/10.1109/apccas.2006.342215openalex-snapshot
Subword Parallel Architecture for Connected Component Labeling and Morphological Operations
inferred← citeshttps://doi.org/10.1109/apscc.2010.28openalex-snapshot
Optimization of AMR Speech Codec on ARMv5E Platform
inferred← citeshttps://doi.org/10.1109/aspdac.2007.358010openalex-snapshot
Towards scalable and secure execution platform for embedded systems
inferred← citeshttps://doi.org/10.1109/cict64037.2024.10899522openalex-snapshot
DLP Based Processing-in-Memory Architecture Leveraging Content Addressable Memory
inferred← citeshttps://doi.org/10.1109/csss.2012.191openalex-snapshot
Optimizing H.264 Decoding with Assembly Language on ARM Platform
inferred← citeshttps://doi.org/10.1109/dac.2018.8465855openalex-snapshot
Extensive Evaluation of Programming Models and ISAs Impact on Multicore So Error Reliability
inferred← citeshttps://doi.org/10.1109/estmed.2007.4375800openalex-snapshot
A Quick Safari Through the MPSoC Run-Time Management Jungle
inferred← citeshttps://doi.org/10.1109/estmed.2007.4375813openalex-snapshot
MP-Queue: an Efficient Communication Library for Embedded Streaming Multimedia Platforms
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835930openalex-snapshot
QuickRelease: A throughput-oriented approach to release consistency on GPUs
inferred← citeshttps://doi.org/10.1109/icasid.2009.5276896openalex-snapshot
Prototype design of cluster-based homogeneous Multiprocessor System-on-Chip
inferred← citeshttps://doi.org/10.1109/iccad.2013.6691197openalex-snapshot
Automated generation of efficient instruction decoders for Instruction Set Simulators
inferred← citeshttps://doi.org/10.1109/iccet.2010.5486080openalex-snapshot
Prototype design of hybrid multi-core architecture for real-time application
inferred← citeshttps://doi.org/10.1109/icma61710.2024.10633140openalex-snapshot
Design and Implementation of License Plate Positioning Algorithm based on FPGA
inferred← citeshttps://doi.org/10.1109/icsess.2016.7883023openalex-snapshot
An Embedded Cloud scheme for nonhomologous applications in Internet of Things
inferred← citeshttps://doi.org/10.1109/idt.2016.7843032openalex-snapshot
A comparison and performance evaluation of FPGA soft-cores for embedded multi-core systems
inferred← citeshttps://doi.org/10.1109/iiswc.2016.7581277openalex-snapshot
Evaluating the effect of last-level cache sharing on integrated GPU-CPU systems with heterogeneous applications
inferred← citeshttps://doi.org/10.1109/imtc.2010.5488232openalex-snapshot
Development of control system in electromagnetic acquisition station based on ARM and Linux
inferred← citeshttps://doi.org/10.1109/iscas.2013.6572133openalex-snapshot
0.18 μm CMOS process photodiode memory
inferred← citeshttps://doi.org/10.1109/isorc.2008.31openalex-snapshot
Middleware Architectures for Distributed Embedded Systems
inferred← citeshttps://doi.org/10.1109/isvlsi.2012.71openalex-snapshot
0.18-um CMOS Process Highly Sensitive Differential Optically Reconfigurable Gate Array VLSI
inferred← citeshttps://doi.org/10.1109/mm.2021.3115613openalex-snapshot
The Birth of Arm Multicore Processing
inferred← citeshttps://doi.org/10.1109/msp.2009.934138openalex-snapshot
Multiprocessor system-on-chip technology
inferred← citeshttps://doi.org/10.1109/nbis.2012.107openalex-snapshot
A Uniform Partitioning Method for Mono-Instruction Set Computer (MISC)
inferred← citeshttps://doi.org/10.1109/primeasia.2010.5604893openalex-snapshot
Improved on-chip communication architecture for multi-core embedded system
inferred← citeshttps://doi.org/10.1109/rsp.2011.5929984openalex-snapshot
Embedded virtualization for the next generation of cluster-based MPSoCs
inferred← citeshttps://doi.org/10.1109/sasp.2011.5941087openalex-snapshot
A multi-threaded coarse-grained array processor for wireless baseband
inferred← citeshttps://doi.org/10.1109/seeda-cecnsm61561.2023.10470731openalex-snapshot
ARM64 Architecture: A Review in Virtualization Technology and Cloud Computing Maturity, in the context of Environmental Sustainability
inferred← citeshttps://doi.org/10.1109/socc.2015.7406936openalex-snapshot
Instruction decoders based on pattern factorization
inferred← citeshttps://doi.org/10.1109/tcad.2008.923415openalex-snapshot
Multiprocessor System-on-Chip (MPSoC) Technology
inferred← citeshttps://doi.org/10.1109/tcsvt.2009.2017408openalex-snapshot
Efficient Content Analysis Engine for Visual Surveillance Network
inferred← citeshttps://doi.org/10.1109/tpds.2006.78openalex-snapshot
Spin detection hardware for improved management of multithreaded systems
inferred← citeshttps://doi.org/10.1109/tpds.2017.2719679openalex-snapshot
TC-Release++: An Efficient Timestamp-Based Coherence Protocol for Many-Core Architectures
inferred← citeshttps://doi.org/10.1109/tvlsi.2008.2002107openalex-snapshot
Multiplication Acceleration Through Twin Precision
inferred← citeshttps://doi.org/10.1117/12.3006663openalex-snapshot
Transplantation and optimization calculation of power inspection image matching application based on the ARM platform
inferred← citeshttps://doi.org/10.1145/1176760.1176796openalex-snapshot
Limitations of special-purpose instructions for similarity measurements in media SIMD extensions
inferred← citeshttps://doi.org/10.1145/1228784.1228818openalex-snapshot
Reducing snoop-energy in shared bus-based mpsocs by filtering useless broadcasts
inferred← citeshttps://doi.org/10.1145/1327171.1327182openalex-snapshot
Broadcast filtering-aware task assignment techniques for low-power MPSoCs
inferred← citeshttps://doi.org/10.1145/1366110.1366213openalex-snapshot
Energy efficient synchronization techniques for embedded architectures
inferred← citeshttps://doi.org/10.1145/1369396.1369401openalex-snapshot
Versatility of extended subwords and the matrix register file
inferred← citeshttps://doi.org/10.1145/2000064.2000080openalex-snapshot
Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators
inferred← citeshttps://doi.org/10.1145/2460216.2460231openalex-snapshot
0.18 μm CMOS proess high-sensitivity optially reonfgurable gatearray VLSI
inferred← citeshttps://doi.org/10.1145/2491464openalex-snapshot
Exploring the Tradeoffs between Programmability and Efficiency in Data-Parallel Accelerators
inferred← citeshttps://doi.org/10.1145/2897164openalex-snapshot
A Survey of Mobile Device Virtualization
inferred← citeshttps://doi.org/10.1145/3195970.3196050openalex-snapshot
Extensive evaluation of programming models and ISAs impact on multicore soft error reliability
inferred← citeshttps://doi.org/10.1145/3528416.3530233openalex-snapshot
SIMD support to improve eclipse OpenJ9 performance on the AArch64 platform
inferred← citeshttps://doi.org/10.1201/9781315218281-24openalex-snapshot
Processors for Embedded Systems
inferred← citeshttps://doi.org/10.1201/b19157-8openalex-snapshot
Interprocess Communication via Crossbar for Shared Memory Multiprocessor Systems-on-Chip
inferred← citeshttps://doi.org/10.1364/ao.49.006986openalex-snapshot
Dynamic optically reconfigurable gate array very large-scale integration with partial reconfiguration capability
inferred← citeshttps://doi.org/10.14722/ndss.2021.24159openalex-snapshot
HERA: Hotpatching of Embedded Real-time Applications
inferred← citeshttps://doi.org/10.17586/2226-1494-2026-26-1-125-134openalex-snapshot
Performance evaluation of synchronization algorithms in lightweight thread environments in C++
inferred← citeshttps://doi.org/10.21236/ada605735openalex-snapshot
The RISC-V Instruction Set Manual. Volume 1: User-Level ISA, Version 2.0
inferred← citeshttps://doi.org/10.22028/d291-26707openalex-snapshot
Understanding and managing the performance variation and data growth in cloud computing
inferred← citeshttps://doi.org/10.23919/date.2017.7926958openalex-snapshot
AFEC: An analytical framework for evaluating cache performance in out-of-order processors
inferred← citeshttps://doi.org/10.25236/aepss.2017.005openalex-snapshot
Perspective of New Media’s Introduction into Integration Mode of Education Resources for Socialist Core Value System
inferred← citeshttps://doi.org/10.2991/msetasse-16.2016.192openalex-snapshot
Integration Mode of Education Resources for College Students' Socialist Core Value System from the Perspective of New Media
inferred← citeshttps://doi.org/10.30732/rjet.20190802001openalex-snapshot
Designing and Simulation of Real Time PIN Based Security System Using ARM LPC2138
inferred← citeshttps://doi.org/10.3390/electronics10232960openalex-snapshot
A Collaborative CPU Vector Offloader: Putting Idle Vector Resources to Work on Commodity Processors
inferred← citeshttps://doi.org/10.3390/electronics11060883openalex-snapshot
Improved k-Means Clustering Algorithm for Big Data Based on Distributed SmartphoneNeural Engine Processor
inferred← citeshttps://doi.org/10.37188/co.2021-0066openalex-snapshot
Optical vortices in nanophotonics
inferred← citeshttps://doi.org/10.3850/9783981537079_0066openalex-snapshot
Decision Tree Generation for Decoding Irregular Instructions
inferred← citeshttps://doi.org/10.3991/ijim.v17i13.39395openalex-snapshot
A Comparative Study on the Performance of 64-bit ARM Processors
inferred← citeshttps://doi.org/10.4028/www.scientific.net/amm.214.259openalex-snapshot
Research on the High Leakage Reactance of the Superconducting Controllable Reactor
inferred← citeshttps://doi.org/10.4304/jsw.4.10.1069-1075openalex-snapshot
Design and Program Multi-processor Platform for High-performance Embedded Processing
inferred← citeshttps://doi.org/10.4304/jsw.4.9.984-991openalex-snapshot
The Implementation and Optimization of AMR on Mobile Device
inferred← citeshttps://doi.org/10.48550/arxiv.1110.3535openalex-snapshot
Multi-core processors - An overview
inferred← citeshttps://doi.org/10.5121/ijcsit.2015.7610openalex-snapshot
Comparative Analysis of Single-Core and Multi-Core Systems
inferred← citeshttps://doi.org/10.5555/2561828.2561972openalex-snapshot
Automated generation of efficient instruction decoders for instruction set simulators
inferred← citeshttps://doi.org/10.5821/dissertation-2117-113684openalex-snapshot
Memory hierarchies for future HPC architectures
inferred← citeshttps://doi.org/10.5875/ausmt.v3i1.167openalex-snapshot
ESAIR: A Behavior-Based Robotic Software Architecture on Multi-Core Processor Platforms
inferred← citeshttps://doi.org/10.9708/jksci.2013.18.7.001openalex-snapshot
Parallel Branch Instruction Extension for Thumb-2 Instruction Set Architecture
inferred← citeshttps://doi.org/10.9708/jksci/2012.17.11.001openalex-snapshot
AMEX: Extending Addressing Mode of 16-bit Thumb Instruction Set Architecture
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.