On the public citation graph
Author Index
0 signed · 189 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/eurmic.1999.794507openalex-snapshot
Enhancing security in the memory management unit
inferredcites →https://doi.org/10.1109/hpca.2003.1183547openalex-snapshot
Caches and hash trees for efficient memory integrity verification
inferredcites →https://doi.org/10.1109/hpca.2005.31openalex-snapshot
SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors
inferredcites →https://doi.org/10.1109/mc.2002.1039525openalex-snapshot
The trusted PC: skin-deep security
inferredcites →https://doi.org/10.1109/micro.2006.11openalex-snapshot
Authentication Control Point and Its Implications For Secure Processor Design
inferredcites →https://doi.org/10.1109/secpri.2003.1199335openalex-snapshot
Specifying and verifying hardware for tamper-resistant software
inferredcites →https://doi.org/10.1145/1023833.1023873openalex-snapshot
Hardware assisted control flow obfuscation for embedded processors
inferredcites →https://doi.org/10.1145/1055626.1055629openalex-snapshot
Towards the issues in architectural support for protection of software execution
inferredcites →https://doi.org/10.1145/1080695.1069972openalex-snapshot
High Efficiency Counter Mode Security Architecture via Prediction and Precomputation
inferredcites →https://doi.org/10.1145/1150019.1136502openalex-snapshot
Improving Cost, Performance, and Security of Memory Encryption and Authentication
inferredcites →https://doi.org/10.1145/1152154.1152169openalex-snapshot
A low-cost memory remapping scheme for address bus protection
inferredcites →https://doi.org/10.1145/1152154.1152170openalex-snapshot
Efficient data protection for distributed shared memory multiprocessors
inferredcites →https://doi.org/10.1145/378995.379237openalex-snapshot
Architectural support for copy and tamper resistant software
inferredcites →https://doi.org/10.17487/rfc2104openalex-snapshot
HMAC: Keyed-Hashing for Message Authentication
inferredcites →https://doi.org/10.5555/1025127.1026002openalex-snapshot
Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems
inferredcites →https://doi.org/10.5555/956417.956575openalex-snapshot
Efficient memory integrity verification and encryption for secure processors
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/sec.1071openalex-snapshot
Ultra simple way to encrypt non‐volatile main memory
inferred← citeshttps://doi.org/10.1007/978-3-319-31875-2_32openalex-snapshot
Fully Batch Processing Enabled Memory Integrity Verification Algorithm Based on Merkle Tree
inferred← citeshttps://doi.org/10.1007/978-3-319-43283-0_1openalex-snapshot
Exploiting the Physical Disparity: Side-Channel Attacks on Memory Encryption
inferred← citeshttps://doi.org/10.1007/978-3-540-85886-7_4openalex-snapshot
The Reduced Address Space (RAS) for Application Memory Authentication
inferred← citeshttps://doi.org/10.1007/978-3-642-01004-0_1openalex-snapshot
Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines
inferred← citeshttps://doi.org/10.1007/978-3-642-11389-5_6openalex-snapshot
An Analysis of Secure Processor Architectures
inferred← citeshttps://doi.org/10.1007/978-3-642-17499-5_10openalex-snapshot
Block-Level Added Redundancy Explicit Authentication for Parallelized Encryption and Integrity Checking of Processor-Memory Transactions
inferred← citeshttps://doi.org/10.1007/978-3-642-17499-5_13openalex-snapshot
Green Secure Processors: Towards Power-Efficient Secure Processor Design
inferred← citeshttps://doi.org/10.1007/978-3-642-22339-6_10openalex-snapshot
Using Counter Cache Coherence to Improve Memory Encryptions Performance in Multiprocessor Systems
inferred← citeshttps://doi.org/10.1007/s00034-013-9621-4openalex-snapshot
MEM-DnP—A Novel Energy Efficient Approach for Memory Integrity Detection and Protection in Embedded Systems
inferred← citeshttps://doi.org/10.1007/s13389-018-0180-2openalex-snapshot
MEAS: memory encryption and authentication secure against side-channel attacks
inferred← citeshttps://doi.org/10.1016/j.future.2012.03.016openalex-snapshot
Bus and memory protection through chain-generated and tree-verified IV for multiprocessors systems
inferred← citeshttps://doi.org/10.1016/j.jnca.2016.10.015openalex-snapshot
Intrusion detection techniques in cloud environment: A survey
inferred← citeshttps://doi.org/10.1016/j.micpro.2009.06.002openalex-snapshot
Security extensions for integrity and confidentiality in embedded processors
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.10.001openalex-snapshot
Lightweight instruction-level encryption for embedded processors using stream ciphers
inferred← citeshttps://doi.org/10.1016/j.sysarc.2013.04.008openalex-snapshot
TSV: A novel energy efficient Memory Integrity Verification scheme for embedded systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102252openalex-snapshot
FreqCounter: Efficient Cacheability of Encryption and Integrity Tree Counters in Secure Processors
inferred← citeshttps://doi.org/10.1109/access.2020.3047813openalex-snapshot
SOTPM: Software One-Time Programmable Memory to Protect Shared Memory on ARM Trustzone
inferred← citeshttps://doi.org/10.1109/cit.2009.13openalex-snapshot
Efficiently Protect Memory through an Independent Counter Channel
inferred← citeshttps://doi.org/10.1109/cit.2010.163openalex-snapshot
Efficient Encryption-Authentication of Shared Bus-Memory in SMP System
inferred← citeshttps://doi.org/10.1109/csde50874.2020.9411634openalex-snapshot
A Privacy-Aware Digital Voting System employing Blockchain and Smart Contracts
inferred← citeshttps://doi.org/10.1109/csf.2013.11openalex-snapshot
Memory Trace Oblivious Program Execution
inferred← citeshttps://doi.org/10.1109/dac.2018.8465847openalex-snapshot
Reducing the Overhead of Authenticated Memory Encryption Using Delta Encoding and ECC Memory
inferred← citeshttps://doi.org/10.1109/dac18074.2021.9586205openalex-snapshot
CuckoOnsai: An Efficient Memory Authentication Using Amalgam of Cuckoo Filters and Integrity Trees
inferred← citeshttps://doi.org/10.1109/dasc-picom-datacom-cyberscitec.2017.100openalex-snapshot
Systematic Test Generation for Secure Hardware Supported Virtualization
inferred← citeshttps://doi.org/10.1109/dasc/picom/cbdcom/cyberscitech.2019.00116openalex-snapshot
Towards a Privacy-Preserving Voting System Through Blockchain Technologies
inferred← citeshttps://doi.org/10.1109/dcabes.2012.55openalex-snapshot
Memory Confidentiality and Integrity Protection Method Based on Variable Length Counter
inferred← citeshttps://doi.org/10.1109/dcabes.2014.57openalex-snapshot
Memory Integrity Protection Method Based on Asymmetric Hash Tree
inferred← citeshttps://doi.org/10.1109/dsd.2017.25openalex-snapshot
Lightweight Software Encryption for Embedded Processors
inferred← citeshttps://doi.org/10.1109/dsn48987.2021.00024openalex-snapshot
MILR: Mathematically Induced Layer Recovery for Plaintext Space Error Correction of CNNs
inferred← citeshttps://doi.org/10.1109/hpca.2010.5416657openalex-snapshot
Scalable architectural support for trusted software
inferred← citeshttps://doi.org/10.1109/hpca.2013.6522323openalex-snapshot
Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks
inferred← citeshttps://doi.org/10.1109/hpca.2018.00045openalex-snapshot
Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption
inferred← citeshttps://doi.org/10.1109/hpca.2018.00046openalex-snapshot
SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories
inferred← citeshttps://doi.org/10.1109/hpca51647.2021.00011openalex-snapshot
Common Counters: Compressed Encryption Counters for Secure GPU Memory
inferred← citeshttps://doi.org/10.1109/hpca51647.2021.00038openalex-snapshot
A Write-Friendly and Fast-Recovery Scheme for Security Metadata in Non-Volatile Memories
inferred← citeshttps://doi.org/10.1109/hst.2016.7495567openalex-snapshot
SDSM: Fast and scalable security support for directory-based distributed shared memory
inferred← citeshttps://doi.org/10.1109/iccd.2009.5413140openalex-snapshot
SHIELDSTRAP: Making secure processors truly secure
inferred← citeshttps://doi.org/10.1109/iccd.2018.00072openalex-snapshot
NVCool: When Non-Volatile Caches Meet Cold Boot Attacks
inferred← citeshttps://doi.org/10.1109/icde51399.2021.00093openalex-snapshot
Aria: Tolerating Skewed Workloads in Secure In-memory Key-value Stores
inferred← citeshttps://doi.org/10.1109/icsai.2012.6223593openalex-snapshot
MGT: A multi-grained memory hash mechanism for embedded processor
inferred← citeshttps://doi.org/10.1109/icsee.2016.7806113openalex-snapshot
SDSM: Fast and scalable security support for directory-based distributed shared memory
inferred← citeshttps://doi.org/10.1109/icssit48917.2020.9214250openalex-snapshot
Digital Voting: A Blockchain-based E-Voting System using Biohash and Smart Contract
inferred← citeshttps://doi.org/10.1109/igsc51522.2020.9290917openalex-snapshot
Comparative Study of Persistently Secure Non-Volatile Processors Towards Designing Secure IoT Devices
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00056openalex-snapshot
Lelantus: Fine-Granularity Copy-On-Write Operations for Secure Non-Volatile Memories
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00066openalex-snapshot
Compact Leakage-Free Support for Integrity and Reliability
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00067openalex-snapshot
A Bus Authentication and Anti-Probing Architecture Extending Hardware Trusted Computing Base Off CPU Chips and Beyond
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00045openalex-snapshot
CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations
inferred← citeshttps://doi.org/10.1109/iscc.2010.5546588openalex-snapshot
Incremental hash tree for disk authentication
inferred← citeshttps://doi.org/10.1109/ised.2011.34openalex-snapshot
Energy Efficient Memory Authentication Mechanism in Embedded Systems
inferred← citeshttps://doi.org/10.1109/ispass.2018.00012openalex-snapshot
MAPS: Understanding Metadata Access Patterns in Secure Memory
inferred← citeshttps://doi.org/10.1109/ispass51385.2021.00017openalex-snapshot
Analyzing Secure Memory Architecture for GPUs
inferred← citeshttps://doi.org/10.1109/isvlsi.2012.64openalex-snapshot
A Survey of Microarchitecture Support for Embedded Processor Security
inferred← citeshttps://doi.org/10.1109/isvlsi.2018.00032openalex-snapshot
Can Soft Errors be Handled Securely?
inferred← citeshttps://doi.org/10.1109/isvlsi.2019.00066openalex-snapshot
FAST: A Frequency-Aware Skewed Merkle Tree for FPGA-Secured Embedded Systems
inferred← citeshttps://doi.org/10.1109/isvlsi.2019.00070openalex-snapshot
ASSET: Architectures for Smart Security of Non-Volatile Memories
inferred← citeshttps://doi.org/10.1109/isvlsi.2019.00114openalex-snapshot
Persistently-Secure Processors: Challenges and Opportunities for Securing Non-Volatile Memories
inferred← citeshttps://doi.org/10.1109/lca.2018.2822705openalex-snapshot
Distributed Memory Integrity Trees
inferred← citeshttps://doi.org/10.1109/lca.2018.2863281openalex-snapshot
ARSENAL: Architecture for Secure Non-Volatile Memories
inferred← citeshttps://doi.org/10.1109/mcc.2016.89openalex-snapshot
Securing Cryptographic Keys in the Cloud: A Survey
inferred← citeshttps://doi.org/10.1109/micro.2018.00040openalex-snapshot
Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories
inferred← citeshttps://doi.org/10.1109/micro.2018.00041openalex-snapshot
Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories
inferred← citeshttps://doi.org/10.1109/micro.2018.00082openalex-snapshot
Shadow Block: Accelerating ORAM Accesses with Data Duplication
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00015openalex-snapshot
Persist Level Parallelism: Streamlining Integrity Tree Updates for Secure Persistent Memory
inferred← citeshttps://doi.org/10.1109/mssc.2016.2546198openalex-snapshot
Making the Case for Feature-Rich Memory Systems: The March Toward Specialized Systems
inferred← citeshttps://doi.org/10.1109/pact52795.2021.00025openalex-snapshot
Write Prediction for Persistent Memory Systems
inferred← citeshttps://doi.org/10.1109/rsp.2010.5656329openalex-snapshot
Counter Embedded Memory architecture for trusted computing platform
inferred← citeshttps://doi.org/10.1109/seed51797.2021.00016openalex-snapshot
Performance-Enhanced Integrity Verification for Large Memories
inferred← citeshttps://doi.org/10.1109/socc49529.2020.9524762openalex-snapshot
A Reconfigurable Permutation Based Address Encryption Architecture for Memory Security
inferred← citeshttps://doi.org/10.1109/tc.2016.2538218openalex-snapshot
Reducing the Memory Bandwidth Overheads of Hardware Security Support for Multi-Core Processors
inferred← citeshttps://doi.org/10.1109/tc.2017.2722440openalex-snapshot
Efficient Detection for Malicious and Random Errors in Additive Encrypted Computation
inferred← citeshttps://doi.org/10.1109/tcad.2019.2948914openalex-snapshot
Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses
inferred← citeshttps://doi.org/10.1109/tcad.2020.3015925openalex-snapshot
CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories
inferred← citeshttps://doi.org/10.1109/tcc.2015.2469657openalex-snapshot
Secure Outsourcing of Virtual Appliance
inferred← citeshttps://doi.org/10.1109/tcc.2015.2511728openalex-snapshot
Architectural Protection of Application Privacy against Software and Physical Attacks in Untrusted Cloud Environment
inferred← citeshttps://doi.org/10.1109/tcc.2015.2511730openalex-snapshot
CypherDB: A Novel Architecture for Outsourcing Secure Database Processing
inferred← citeshttps://doi.org/10.1109/tdsc.2019.2941193openalex-snapshot
Towards Low-Cost Mechanisms to Enable Restoration of Encrypted Non-Volatile Memories
inferred← citeshttps://doi.org/10.1109/tdsc.2020.3020085openalex-snapshot
Phoenix: Towards Ultra-Low Overhead, Recoverable, and Persistently Secure NVM
inferred← citeshttps://doi.org/10.1109/tetc.2017.2787622openalex-snapshot
Nacre: Durable, Secure and Energy-efficient Non-Volatile Memory Utilizing Data Versioning
inferred← citeshttps://doi.org/10.1109/tpds.2011.131openalex-snapshot
Fast Secure Communications in Shared Memory Multiprocessor Systems
inferred← citeshttps://doi.org/10.1109/trustcom.2011.51openalex-snapshot
Inter-Chip Authentication through I/O Character
inferred← citeshttps://doi.org/10.1109/trustcom.2015.378openalex-snapshot
Secure Block Device -- Secure, Flexible, and Efficient Data Storage for ARM TrustZone Systems
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2923004openalex-snapshot
Framework for Fast Memory Authentication Using Dynamically Skewed Integrity Tree
inferred← citeshttps://doi.org/10.1145/1498690.1498691openalex-snapshot
Making secure processors OS- and performance-friendly
inferred← citeshttps://doi.org/10.1145/2482767.2482799openalex-snapshot
Multi-processor architectural support for protecting virtual machine privacy in untrusted cloud environment
inferred← citeshttps://doi.org/10.1145/2611765.2611774openalex-snapshot
Towards fast hardware memory integrity checking with skewed Merkle trees
inferred← citeshttps://doi.org/10.1145/2738052openalex-snapshot
Reliable Integrity Checking in Multicore Processors
inferred← citeshttps://doi.org/10.1145/2988336.2988346openalex-snapshot
Secure Content-Based Routing Using Intel Software Guard Extensions
inferred← citeshttps://doi.org/10.1145/3050748.3050763openalex-snapshot
Security Analysis of Encrypted Virtual Machines
inferred← citeshttps://doi.org/10.1145/3052973.3052985openalex-snapshot
Securing Memory Encryption and Authentication Against Side-Channel Attacks Using Unprotected Primitives
inferred← citeshttps://doi.org/10.1145/3140607.3050763openalex-snapshot
Security Analysis of Encrypted Virtual Machines
inferred← citeshttps://doi.org/10.1145/3297858.3304020openalex-snapshot
Architectural Support for Containment-based Security
inferred← citeshttps://doi.org/10.1145/3394885.3431593openalex-snapshot
Cache-Aware Dynamic Skewed Tree for Fast Memory Authentication
inferred← citeshttps://doi.org/10.1145/3466752.3480066openalex-snapshot
Soteria: Towards Resilient Integrity-Protected and Encrypted Non-Volatile Memories
inferred← citeshttps://doi.org/10.1145/3466752.3480067openalex-snapshot
Bonsai Merkle Forests: Efficiently Achieving Crash Consistency in Secure Persistent Memory
inferred← citeshttps://doi.org/10.1145/3466752.3480109openalex-snapshot
IceClave: A Trusted Execution Environment for In-Storage Computing
inferred← citeshttps://doi.org/10.1145/3466752.3480118openalex-snapshot
Dolos: Improving the Performance of Persistent Applications in ADR-Supported Secure Memory
inferred← citeshttps://doi.org/10.1145/3488724openalex-snapshot
SecNVM: An Efficient and Write-Friendly Metadata Crash Consistency Scheme for Secure NVM
inferred← citeshttps://doi.org/10.1145/3492735openalex-snapshot
ARES: Persistently Secure Non-Volatile Memory with Processor-transparent and Hardware-friendly Integrity Verification and Metadata Recovery
inferred← citeshttps://doi.org/10.1145/3503222.3507733openalex-snapshot
ShEF: shielded enclaves for cloud FPGAs
inferred← citeshttps://doi.org/10.1145/3545008.3545061openalex-snapshot
A Dynamic and Recoverable BMT Scheme for Secure Non-Volatile Memory
inferred← citeshttps://doi.org/10.1145/3595179openalex-snapshot
HMT: A Hardware-centric Hybrid Bonsai Merkle Tree Algorithm for High-performance Authentication
inferred← citeshttps://doi.org/10.1145/3613424.3614293openalex-snapshot
Accelerating Extra Dimensional Page Walks for Confidential Computing
inferred← citeshttps://doi.org/10.1145/3620665.3640378openalex-snapshot
sIOPMP: Scalable and Efficient I/O Protection for TEEs
inferred← citeshttps://doi.org/10.1145/3708541openalex-snapshot
COVER: Alleviating Crash-Consistency Error Amplification in Secure Persistent Memory Systems
inferred← citeshttps://doi.org/10.1145/3722111openalex-snapshot
SEED: Speculative Security Metadata Updates for Low-Latency Secure Memory
inferred← citeshttps://doi.org/10.1145/3725843.3756047openalex-snapshot
COSMOS: RL-Enhanced Locality-Aware Counter Cache Optimization for Secure Memory
inferred← citeshttps://doi.org/10.1145/3725843.3756119openalex-snapshot
Efficient Security Support for CXL Memory through Adaptive Incremental Offloaded (Re-)Encryption
inferred← citeshttps://doi.org/10.1260/1748-3018.8.3.267openalex-snapshot
A Method for Memory Integrity Authentication Based on Bloom Filter
inferred← citeshttps://doi.org/10.12794/metadc699986openalex-snapshot
Secure and Energy Efficient Execution Frameworks Using Virtualization and Light-weight Cryptographic Components
inferred← citeshttps://doi.org/10.17485/ijst/2019/v12i3/139557openalex-snapshot
A Taxonomy of Virtualization Security Issues in Cloud Computing Environments
inferred← citeshttps://doi.org/10.2200/s00512ed1v01y201305cac025openalex-snapshot
Security Basics for Computer Architects
inferred← citeshttps://doi.org/10.23919/fpl.2017.8056797openalex-snapshot
Transparent memory encryption and authentication
inferred← citeshttps://doi.org/10.2991/ccis-13.2013.9openalex-snapshot
Architectural Support for Lease-Regulated Secret Data
inferred← citeshttps://doi.org/10.48550/arxiv.1612.03744openalex-snapshot
Fault Attacks on Encrypted General Purpose Compute Platforms
inferred← citeshttps://doi.org/10.48550/arxiv.1810.09438openalex-snapshot
Triad-NVM: Persistent-Security for Integrity-Protected and Encrypted Non-Volatile Memories (NVMs)
inferred← citeshttps://doi.org/10.48550/arxiv.1902.07344openalex-snapshot
Dataplant: Enhancing System Security with Low-Cost In-DRAM Value Generation Primitives
inferred← citeshttps://doi.org/10.48550/arxiv.1907.10119openalex-snapshot
Keystone: An Open Framework for Architecting TEEs
inferred← citeshttps://doi.org/10.48550/arxiv.1911.01922openalex-snapshot
Phoenix: Towards Persistently Secure, Recoverable, and NVM Friendly Tree of Counters
inferred← citeshttps://doi.org/10.48550/arxiv.1912.04726openalex-snapshot
A Write-Friendly and Fast-Recovery Scheme for Security Metadata in NVM
inferred← citeshttps://doi.org/10.48550/arxiv.2003.04693openalex-snapshot
Streamlining Integrity Tree Updates for Secure Persistent Non-Volatile Memory
inferred← citeshttps://doi.org/10.48550/arxiv.2007.06751openalex-snapshot
SESAME: Software defined Enclaves to Secure Inference Accelerators with Multi-tenant Execution
inferred← citeshttps://doi.org/10.48550/arxiv.2012.14318openalex-snapshot
IRO: Integrity and Reliability Enhanced Ring ORAM
inferred← citeshttps://doi.org/10.48550/arxiv.2103.03502openalex-snapshot
Update the Root of Integrity Tree in Secure Non-Volatile Memory Systems with Low Overhead
inferred← citeshttps://doi.org/10.5555/2555729.2555753openalex-snapshot
An efficient run-time encryption scheme for non-volatile main memory
inferred← citeshttps://doi.org/10.5555/3195638.3195684openalex-snapshot
Poisonivy: safe speculation for secure memory
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.