On the public citation graph
Rethinking DRAM Power Modes for Energy Proportionality
0 signed · 112 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-031-01722-3openalex-snapshot
The Datacenter as a Computer
inferredcites →https://doi.org/10.1007/978-3-540-93799-9_2openalex-snapshot
SPECjvm2008 Performance Characterization
inferredcites →https://doi.org/10.1109/9780470545492openalex-snapshot
Phase-Locking in High-Performance Systems: From Devices to Architectures
inferredcites →https://doi.org/10.1109/9780470545492.ch2openalex-snapshot
DelayLocked Loops An Overview
inferredcites →https://doi.org/10.1109/hpca.2001.903260openalex-snapshot
DRAM energy management using software and hardware directed power mode control
inferredcites →https://doi.org/10.1109/hpca.2006.1598120openalex-snapshot
DMA-Aware Memory Energy Management
inferredcites →https://doi.org/10.1109/hpca.2008.4658648openalex-snapshot
A comprehensive approach to DRAM power management
inferredcites →https://doi.org/10.1109/hpca.2008.4658649openalex-snapshot
Power-Efficient DRAM Speculation
inferredcites →https://doi.org/10.1109/iccd.2006.4380850openalex-snapshot
Improving Power and Data Efficiency with Threaded Memory Modules
inferredcites →https://doi.org/10.1109/isca.2008.37openalex-snapshot
Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments
inferredcites →https://doi.org/10.1109/isca.2012.6237004openalex-snapshot
Towards energy-proportional datacenter memory with mobile DRAM
inferredcites →https://doi.org/10.1109/isscc.2013.6487746openalex-snapshot
A 6.4Gb/s near-ground single-ended transceiver for dual-rank DIMM memory interface systems
inferredcites →https://doi.org/10.1109/jssc.2011.2108120openalex-snapshot
A 5 Gb/s Link With Matched Source Synchronous and Common-Mode Clocking Techniques
inferredcites →https://doi.org/10.1109/jssc.2013.2280308openalex-snapshot
A 6.4-Gb/s Near-Ground Single-Ended Transceiver for Dual-Rank DIMM Memory Interface Systems
inferredcites →https://doi.org/10.1109/lpe.2005.195553openalex-snapshot
Improving energy efficiency by making DRAM less randomly accessed
inferredcites →https://doi.org/10.1109/micro.2003.1253179openalex-snapshot
Razor: a low-power pipeline based on circuit-level timing speculation
inferredcites →https://doi.org/10.1109/micro.2008.4771792openalex-snapshot
Mini-rank: Adaptive DRAM architecture for improving memory power efficiency
inferredcites →https://doi.org/10.1109/micro.2010.20openalex-snapshot
The ZCache: Decoupling Ways and Associativity
inferredcites →https://doi.org/10.1109/micro.2010.42openalex-snapshot
Understanding the Energy Consumption of Dynamic Random Access Memories
inferredcites →https://doi.org/10.1109/micro.2010.51openalex-snapshot
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior
inferredcites →https://doi.org/10.1109/tc.2008.177openalex-snapshot
Memory MISER: Improving Main Memory Energy Efficiency in Servers
inferredcites →https://doi.org/10.1109/tcsii.2003.819120openalex-snapshot
Design of CMOS adaptive-bandwidth PLL/DLLs: a general approach
inferredcites →https://doi.org/10.1145/1077603.1077696openalex-snapshot
Improving energy efficiency by making DRAM less randomly accessed
inferredcites →https://doi.org/10.1145/1250662.1250699openalex-snapshot
Limiting the power consumption of main memory
inferredcites →https://doi.org/10.1145/1394608.1382148openalex-snapshot
Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments
inferredcites →https://doi.org/10.1145/1555754.1555789openalex-snapshot
Disaggregated memory for expansion and sharing in blade servers
inferredcites →https://doi.org/10.1145/1654059.1654102openalex-snapshot
Future scaling of processor-memory interfaces
inferredcites →https://doi.org/10.1145/1807128.1807152openalex-snapshot
Benchmarking cloud serving systems with YCSB
inferredcites →https://doi.org/10.1145/1815961.1815971openalex-snapshot
High performance cache replacement using re-reference interval prediction (RRIP)
inferredcites →https://doi.org/10.1145/1815961.1815983openalex-snapshot
Rethinking DRAM design and organization for energy-constrained multi-cores
inferredcites →https://doi.org/10.1145/1816038.1815971openalex-snapshot
High performance cache replacement using re-reference interval prediction (RRIP)
inferredcites →https://doi.org/10.1145/1998582.1998590openalex-snapshot
Memory power management via dynamic voltage/frequency scaling
inferredcites →https://doi.org/10.1145/2000064.2000103openalex-snapshot
Power management of online data-intensive services
inferredcites →https://doi.org/10.1145/2366231.2337164openalex-snapshot
Towards energy-proportional datacenter memory with mobile DRAM
inferredcites →https://doi.org/10.1145/383082.383118openalex-snapshot
Memory controller policies for DRAM power management
inferredcites →https://doi.org/10.5555/956417.956571openalex-snapshot
Razor: a low-power pipeline based on circuit-level timing speculation
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-030-89328-6_9openalex-snapshot
Prospective on Technical Considerations for Edge–Cloud Cooperation Using Software-Defined Networking
inferred← citeshttps://doi.org/10.1007/s11390-020-0780-zopenalex-snapshot
A Survey of Non-Volatile Main Memory Technologies: State-of-the-Arts, Practices, and Future Directions
inferred← citeshttps://doi.org/10.1109/access.2018.2845861openalex-snapshot
Leveraging Power-Performance Relationship of Energy-Efficient Modern DRAM Devices
inferred← citeshttps://doi.org/10.1109/access.2020.2983065openalex-snapshot
TLB Coalescing for Multi-Grained Page Migration in Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/aspdac.2014.6742957openalex-snapshot
A read-write aware DRAM scheduling for power reduction in multi-core systems
inferred← citeshttps://doi.org/10.1109/comst.2015.2481183openalex-snapshot
Data Center Energy Consumption Modeling: A Survey
inferred← citeshttps://doi.org/10.1109/coolchips.2015.7158660openalex-snapshot
An energy-efficient dynamic memory address mapping mechanism
inferred← citeshttps://doi.org/10.1109/ectc.2013.6575751openalex-snapshot
Characterization of a low-power 6.4 Gbps DDR DIMM memory interface system
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835925openalex-snapshot
Implications of high energy proportional servers on cluster-wide energy proportionality
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056041openalex-snapshot
Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056058openalex-snapshot
CiDRA: A cache-inspired DRAM resilience architecture
inferred← citeshttps://doi.org/10.1109/hpca.2017.60openalex-snapshot
Understanding and Optimizing Power Consumption in Memory Networks
inferred← citeshttps://doi.org/10.1109/hpca.2018.00044openalex-snapshot
Secure DIMM: Moving ORAM Primitives Closer to Memory
inferred← citeshttps://doi.org/10.1109/hpcc/smartcity/dss.2019.00055openalex-snapshot
Energy-Efficient Data Caching Framework for Spark in Hybrid DRAM/NVM Memory Architectures
inferred← citeshttps://doi.org/10.1109/iccd46524.2019.00023openalex-snapshot
To Update or Not To Update?: Bandwidth-Efficient Intelligent Replacement Policies for DRAM Caches
inferred← citeshttps://doi.org/10.1109/icdcs.2017.285openalex-snapshot
Energy Proportional Servers: Where Are We in 2016?
inferred← citeshttps://doi.org/10.1109/icecct.2015.7226151openalex-snapshot
Power reduction strategies for DRAM used in data centric applications
inferred← citeshttps://doi.org/10.1109/igcc.2014.7039182openalex-snapshot
Energy-efficient parameterized 2-D separable convolution on FPGA
inferred← citeshttps://doi.org/10.1109/iiswc.2015.18openalex-snapshot
A Retrospective Look Back on the Road Towards Energy Proportionality
inferred← citeshttps://doi.org/10.1109/iiswc.2017.8167762openalex-snapshot
Understanding power-performance relationship of energy-efficient modern DRAM devices
inferred← citeshttps://doi.org/10.1109/isca.2014.6853194openalex-snapshot
A low power and reliable charge pump design for Phase Change Memories
inferred← citeshttps://doi.org/10.1109/isca.2014.6853217openalex-snapshot
Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation
inferred← citeshttps://doi.org/10.1109/isca.2018.00036openalex-snapshot
ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction
inferred← citeshttps://doi.org/10.1109/islped.2013.6629316openalex-snapshot
Understanding the critical path in power state transition latencies
inferred← citeshttps://doi.org/10.1109/islped.2015.7273492openalex-snapshot
Enabling energy efficient Hybrid Memory Cube systems with erasure codes
inferred← citeshttps://doi.org/10.1109/ispass.2014.6844484openalex-snapshot
Simulating DRAM controllers for future system architecture exploration
inferred← citeshttps://doi.org/10.1109/isscc.2013.6487746openalex-snapshot
A 6.4Gb/s near-ground single-ended transceiver for dual-rank DIMM memory interface systems
inferred← citeshttps://doi.org/10.1109/jssc.2013.2280308openalex-snapshot
A 6.4-Gb/s Near-Ground Single-Ended Transceiver for Dual-Rank DIMM Memory Interface Systems
inferred← citeshttps://doi.org/10.1109/jssc.2014.2348317openalex-snapshot
An 8 Gb/s–64 Mb/s, 2.3–4.2 mW/Gb/s Burst-Mode Transmitter in 90 nm CMOS
inferred← citeshttps://doi.org/10.1109/jssc.2015.2470553openalex-snapshot
A 7 Gb/s Embedded Clock Transceiver for Energy Proportional Links
inferred← citeshttps://doi.org/10.1109/mascots.2015.21openalex-snapshot
FAME: A Fast and Accurate Memory Emulator for New Memory System Architecture Exploration
inferred← citeshttps://doi.org/10.1109/mascots.2017.16openalex-snapshot
DEMM: A Dynamic Energy-Saving Mechanism for Multicore Memories
inferred← citeshttps://doi.org/10.1145/2674061.2674063openalex-snapshot
Minimizing electricity costs by sharing energy in sustainable microgrids
inferred← citeshttps://doi.org/10.1145/2676061.2674063openalex-snapshot
Minimizing electricity costs by sharing energy in sustainable microgrids
inferred← citeshttps://doi.org/10.1145/2678373.2665731openalex-snapshot
A low power and reliable charge pump design for phase change memories
inferred← citeshttps://doi.org/10.1145/2771937.2771947openalex-snapshot
Scaling the Memory Power Wall With DRAM-Aware Data Management
inferred← citeshttps://doi.org/10.1145/2830772.2830795openalex-snapshot
Avoiding information leakage in the memory controller with fixed service policies
inferred← citeshttps://doi.org/10.1145/2989081.2989083openalex-snapshot
Large-Memory Nodes for Energy Efficient High-Performance Computing
inferred← citeshttps://doi.org/10.1145/3076113.3076117openalex-snapshot
An analysis of memory power consumption in database systems
inferred← citeshttps://doi.org/10.1145/3079079.3079089openalex-snapshot
Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures
inferred← citeshttps://doi.org/10.1145/3132402.3132444openalex-snapshot
Integrating DRAM power-down modes in gem5 and quantifying their impact
inferred← citeshttps://doi.org/10.1145/3219617.3219661openalex-snapshot
What Your DRAM Power Models Are Not Telling You
inferred← citeshttps://doi.org/10.1145/3224419openalex-snapshot
What Your DRAM Power Models Are Not Telling You
inferred← citeshttps://doi.org/10.1145/3466752.3480089openalex-snapshot
GreenDIMM: OS-assisted DRAM Power Management for DRAM with a Sub-array Granularity Power-Down State
inferred← citeshttps://doi.org/10.1145/3488423.3519324openalex-snapshot
Learning to Rank Graph-based Application Objects on Heterogeneous Memories
inferred← citeshttps://doi.org/10.1587/transfun.e98.a.942openalex-snapshot
Power-Efficient Instancy Aware DRAM Scheduling
inferred← citeshttps://doi.org/10.2200/s00693ed1v01y201601cac037openalex-snapshot
Datacenter Design and Management: A Computer Architect's Perspective
inferred← citeshttps://doi.org/10.32657/10356/65234openalex-snapshot
Memory- and energy-efficient VLSI architectures for 2-D discrete wavelet transformation
inferred← citeshttps://doi.org/10.3390/app122412995openalex-snapshot
Transformer: An OS-Supported Reconfigurable Hybrid Memory Architecture
inferred← citeshttps://doi.org/10.3390/en12040646openalex-snapshot
Energy Aware Virtual Machine Scheduling in Data Centers
inferred← citeshttps://doi.org/10.3929/ethz-b-000463029openalex-snapshot
Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators
inferred← citeshttps://doi.org/10.48550/arxiv.1809.04067openalex-snapshot
Zoom: SSD-based Vector Search for Optimizing Accuracy, Latency and Memory
inferred← citeshttps://doi.org/10.5120/16292-5947openalex-snapshot
An Efficient DRAM with Reduced Energy Consumption in Video Driver
inferred← citeshttps://doi.org/10.5555/2648668.2648746openalex-snapshot
Understanding the critical path in power state transition latencies
inferred← citeshttps://doi.org/10.5821/dissertation-2117-121194openalex-snapshot
Memory systems for high-performance computing: the capacity and reliability implications
inferred← citeshttps://doi.org/10.70675/668f3853z31f4z47aaz9b78z96245a4957e5openalex-snapshot
Scheduling and Dynamic Provisioning for Energy Proportional Heterogeneous Infrastructures
inferred← citeshttps://doi.org/10.70675/c55bec3cz734cz4380zaa4fz55949c4d7c8dopenalex-snapshot
An energy saving perspective for distributed environments : Deployment, scheduling and simulation with multidimensional entities for Software and Hardware
inferred← citeshttps://doi.org/10.7282/t3zk5dz2openalex-snapshot
Active low-power modes for main memory
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.