On the public citation graph
CoScale: Coordinating CPU and Memory System DVFS in Server Systems
0 signed · 239 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-031-01721-6openalex-snapshot
Computer Architecture Techniques for Power-Efficiency
inferredcites →https://doi.org/10.1007/978-3-540-28641-7_12openalex-snapshot
The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling
inferredcites →https://doi.org/10.1109/12.966492openalex-snapshot
Hardware and software techniques for controlling DRAM power modes
inferredcites →https://doi.org/10.1109/hpca.2006.1598120openalex-snapshot
DMA-Aware Memory Energy Management
inferredcites →https://doi.org/10.1109/hpca.2008.4658633openalex-snapshot
System level analysis of fast, per-core DVFS using on-chip switching regulators
inferredcites →https://doi.org/10.1109/hpca.2010.5416627openalex-snapshot
Architecting for power management: The IBM® POWER7™ approach
inferredcites →https://doi.org/10.1109/hpca.2012.6169034openalex-snapshot
AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture
inferredcites →https://doi.org/10.1109/isscc.2011.5746416openalex-snapshot
A 1.6V 1.4Gb/s/pin consumer DRAM with self-dynamic voltage-scaling technique in 44nm CMOS technology
inferredcites →https://doi.org/10.1109/jssc.2011.2164710openalex-snapshot
A 1.6 V 1.4 Gbp/s/pin Consumer DRAM With Self-Dynamic Voltage Scaling Technique in 44 nm CMOS Technology
inferredcites →https://doi.org/10.1109/mc.2003.1250880openalex-snapshot
Energy management for commercial servers
inferredcites →https://doi.org/10.1109/mc.2007.443openalex-snapshot
The Case for Energy-Proportional Computing
inferredcites →https://doi.org/10.1109/micro.2003.1253186openalex-snapshot
Runtime power monitoring in high-end processors: methodology and empirical data
inferredcites →https://doi.org/10.1109/micro.2008.4771801openalex-snapshot
Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach
inferredcites →https://doi.org/10.1109/mm.2006.82openalex-snapshot
The M5 Simulator: Modeling Networked Systems
inferredcites →https://doi.org/10.1145/1024393.1024425openalex-snapshot
Performance directed energy management for main memory and disks
inferredcites →https://doi.org/10.1145/1088149.1088188openalex-snapshot
A performance-conserving approach for reducing peak power consumption in server systems
inferredcites →https://doi.org/10.1145/1250662.1250699openalex-snapshot
Limiting the power consumption of main memory
inferredcites →https://doi.org/10.1145/1275937.1275938openalex-snapshot
Cross-component energy management
inferredcites →https://doi.org/10.1145/1283780.1283790openalex-snapshot
Analysis of dynamic voltage/frequency scaling in chip-multiprocessors
inferredcites →https://doi.org/10.1145/1555754.1555789openalex-snapshot
Disaggregated memory for expansion and sharing in blade servers
inferredcites →https://doi.org/10.1145/1995896.1995917openalex-snapshot
Coordinating processor and main memory for efficientserver power control
inferredcites →https://doi.org/10.1145/1998582.1998590openalex-snapshot
Memory power management via dynamic voltage/frequency scaling
inferredcites →https://doi.org/10.1145/2000064.2000103openalex-snapshot
Power management of online data-intensive services
inferredcites →https://doi.org/10.1145/383082.383118openalex-snapshot
Memory controller policies for DRAM power management
inferredcites →https://doi.org/10.1145/781027.781076openalex-snapshot
Using SimPoint for accurate and efficient simulation
inferredcites →https://doi.org/10.2200/s00193ed1v01y200905cac006openalex-snapshot
The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines
inferredcites →https://doi.org/10.2200/s00516ed2v01y201306cac024openalex-snapshot
The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second edition
inferredcites →https://doi.org/10.5555/956417.956567openalex-snapshot
Runtime power monitoring in high-end processors: methodology and empirical data
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-030-50743-5_18openalex-snapshot
Footprint-Aware Power Capping for Hybrid Memory Based Systems
inferred← citeshttps://doi.org/10.1007/978-3-031-05528-7_2openalex-snapshot
Recent Advances in Energy-Efficient Resource Management Techniques in Cloud Computing Environments
inferred← citeshttps://doi.org/10.1007/978-3-031-42785-5_15openalex-snapshot
CoLeCTs: Cooperative Learning Classifier Tables for Resource Management in MPSoCs
inferred← citeshttps://doi.org/10.1007/978-3-031-42785-5_9openalex-snapshot
Post-Silicon Customization Using Deep Neural Networks
inferred← citeshttps://doi.org/10.1007/978-3-319-03859-9_23openalex-snapshot
Coordinate Task and Memory Management for Improving Power Efficiency
inferred← citeshttps://doi.org/10.1007/978-3-319-09873-9_6openalex-snapshot
Modeling the Impact of Reduced Memory Bandwidth on HPC Applications
inferred← citeshttps://doi.org/10.1007/978-3-319-17248-4_14openalex-snapshot
On the Energy Proportionality of Distributed NoSQL Data Stores
inferred← citeshttps://doi.org/10.1007/978-3-319-92792-3_12openalex-snapshot
On Optimizing the Energy Consumption of Urban Data Centers
inferred← citeshttps://doi.org/10.1007/978-3-642-55032-4_69openalex-snapshot
Efficient DVFS to Prevent Hard Faults for Many-Core Architectures
inferred← citeshttps://doi.org/10.1007/978-981-95-8399-7_19openalex-snapshot
EncloPC: Power Control for Server Enclosures with Heterogeneous Workloads at Power Peaks
inferred← citeshttps://doi.org/10.1007/s10586-015-0436-xopenalex-snapshot
A MISO model for power consumption in virtualized servers
inferred← citeshttps://doi.org/10.1007/s10586-016-0562-0openalex-snapshot
LPC $$_\mathrm{FreqSchd}$$ FreqSchd : A local power controller using the frequency scheduling approach for virtualized servers
inferred← citeshttps://doi.org/10.1007/s11227-015-1415-yopenalex-snapshot
Latency-aware DVFS for efficient power state transitions on many-core architectures
inferred← citeshttps://doi.org/10.1007/s11227-016-1680-4openalex-snapshot
Joint frequency scaling of processor and DRAM
inferred← citeshttps://doi.org/10.1007/s11227-018-2637-6openalex-snapshot
Wasted dynamic power and correlation to instruction set architecture for CPU throttling
inferred← citeshttps://doi.org/10.1007/s11241-014-9207-7openalex-snapshot
Scheduling algorithms to reduce the static energy consumption of real-time systems
inferred← citeshttps://doi.org/10.1007/s11390-022-2950-7openalex-snapshot
Adventures Beyond Amdahl’s Law: How Power-Performance Measurement and Modeling at Scale Drive Server and Supercomputer Design
inferred← citeshttps://doi.org/10.1016/j.future.2015.05.013openalex-snapshot
Enforcing CPU allocation in a heterogeneous IaaS
inferred← citeshttps://doi.org/10.1016/j.jpdc.2016.10.001openalex-snapshot
Shared resource aware scheduling on power-constrained tiled many-core processors
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.09.012openalex-snapshot
On the feasibility of SISO control-theoretic DVFS for power capping in CMPs
inferred← citeshttps://doi.org/10.1016/j.suscom.2014.02.001openalex-snapshot
Performance-controlled server consolidation for virtualized data centers with multi-tier applications
inferred← citeshttps://doi.org/10.1016/j.suscom.2014.08.008openalex-snapshot
RESCUE: An energy-aware scheduler for cloud environments
inferred← citeshttps://doi.org/10.1016/j.suscom.2016.05.002openalex-snapshot
Energy conservation for GPU–CPU architectures with dynamic workload division and frequency scaling
inferred← citeshttps://doi.org/10.1016/j.suscom.2017.09.005openalex-snapshot
Energy efficiency comparison of hypervisors
inferred← citeshttps://doi.org/10.1108/ijppm-08-2016-0160openalex-snapshot
EEUI: a new measure to monitor and manage energy efficiency in data centers
inferred← citeshttps://doi.org/10.1109/access.2018.2888976openalex-snapshot
AI-Powered Green Cloud and Data Center
inferred← citeshttps://doi.org/10.1109/access.2020.3033453openalex-snapshot
Walter: Wide I/O Scaling of Number of Memory Controllers Versus Frequency and Voltage
inferred← citeshttps://doi.org/10.1109/access.2025.3577344openalex-snapshot
DS-HPPO Deep Reinforcement Learning for Optimal DVFS Control on an Image Signal Processor
inferred← citeshttps://doi.org/10.1109/adcom.2016.12openalex-snapshot
Power and Performance Modeling of Scientific Applications for Energy Optimization in High Performance Computing
inferred← citeshttps://doi.org/10.1109/ccgrid.2014.119openalex-snapshot
Metrics, Models and Methodologies for Energy-Proportional Computing
inferred← citeshttps://doi.org/10.1109/ccgrid.2014.121openalex-snapshot
Enabling Efficient Power Provisioning for Enterprise Applications
inferred← citeshttps://doi.org/10.1109/ccgrid.2018.00019openalex-snapshot
RPPC: A Holistic Runtime System for Maximizing Performance Under Power Capping
inferred← citeshttps://doi.org/10.1109/cloudcom-asia.2013.68openalex-snapshot
Latency-Aware Dynamic Voltage and Frequency Scaling on Many-Core Architectures for Data-Intensive Applications
inferred← citeshttps://doi.org/10.1109/cloudcom.2016.0027openalex-snapshot
Deadline-Aware Energy Management in Data Centers
inferred← citeshttps://doi.org/10.1109/cluster.2017.98openalex-snapshot
CLIP: Cluster-Level Intelligent Power Coordination for Power-Bounded Systems
inferred← citeshttps://doi.org/10.1109/cluster49012.2020.00069openalex-snapshot
Evaluation of Power Management Control on the Supercomputer Fugaku
inferred← citeshttps://doi.org/10.1109/comsnets.2019.8711477openalex-snapshot
User Driven Dynamic Frequency Scaling for Power-Aware Mobile Cloud Terminals
inferred← citeshttps://doi.org/10.1109/comst.2015.2481183openalex-snapshot
Data Center Energy Consumption Modeling: A Survey
inferred← citeshttps://doi.org/10.1109/cse-euc-dcabes.2016.166openalex-snapshot
DockerCap: A Software-Level Power Capping Orchestrator for Docker Containers
inferred← citeshttps://doi.org/10.1109/e2sc.2016.011openalex-snapshot
Runtime Power Limiting of Parallel Applications on Intel Xeon Phi Processors
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056029openalex-snapshot
Domain knowledge based energy management in handhelds
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056039openalex-snapshot
Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting
inferred← citeshttps://doi.org/10.1109/hpca.2017.32openalex-snapshot
Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices
inferred← citeshttps://doi.org/10.1109/hpcc/smartcity/dss.2018.00159openalex-snapshot
Improve Energy Efficiency by Processor Overclocking and Memory Frequency Scaling
inferred← citeshttps://doi.org/10.1109/icac.2018.00014openalex-snapshot
ALPACA: Application Performance Aware Server Power Capping
inferred← citeshttps://doi.org/10.1109/icccn.2018.8487322openalex-snapshot
Exploring the Optimal Platform Configuration for Power-Constrained HPC Workflows
inferred← citeshttps://doi.org/10.1109/iccd.2015.7357176openalex-snapshot
Power-agility metrics: Measuring dynamic characteristics of energy proportionality
inferred← citeshttps://doi.org/10.1109/iccd.2016.7753276openalex-snapshot
Algorithms for CPU and DRAM DVFS under inefficiency constraints
inferred← citeshttps://doi.org/10.1109/iccd63220.2024.00082openalex-snapshot
SHEEO: Continuous Energy Efficiency Optimization in Autonomous Embedded Systems
inferred← citeshttps://doi.org/10.1109/icce.2017.7889331openalex-snapshot
DRAM frequency scaling for energy efficiency based on memory usage
inferred← citeshttps://doi.org/10.1109/icdcs.2015.27openalex-snapshot
Phase Detection with Hidden Markov Models for DVFS on Many-Core Processors
inferred← citeshttps://doi.org/10.1109/icdcs.2017.285openalex-snapshot
Energy Proportional Servers: Where Are We in 2016?
inferred← citeshttps://doi.org/10.1109/icpp.2016.66openalex-snapshot
The Case for Cross-Component Power Coordination on Power Bounded Systems
inferred← citeshttps://doi.org/10.1109/igcc.2016.7892607openalex-snapshot
Energy efficiency comparison of hypervisors
inferred← citeshttps://doi.org/10.1109/igsc48788.2019.8957174openalex-snapshot
Fine-Grained Energy Efficiency Using Per-Core DVFS with an Adaptive Runtime System
inferred← citeshttps://doi.org/10.1109/iiswc.2015.10openalex-snapshot
Energy-Performance Trade-offs on Energy-Constrained Devices with Multi-component DVFS
inferred← citeshttps://doi.org/10.1109/indin.2018.8471962openalex-snapshot
Deadline-aware Memory Scheduler and Governor for Heterogeneous Processors
inferred← citeshttps://doi.org/10.1109/ipdps.2019.00090openalex-snapshot
SprintCon: Controllable and Efficient Computational Sprinting for Data Center Servers
inferred← citeshttps://doi.org/10.1109/ipdps57955.2024.00036openalex-snapshot
SWEEP: Adaptive Task Scheduling for Exploring Energy Performance Trade-offs
inferred← citeshttps://doi.org/10.1109/isca.2014.6853220openalex-snapshot
Increasing off-chip bandwidth in multi-core processors with switchable pins
inferred← citeshttps://doi.org/10.1109/isca.2014.6853235openalex-snapshot
SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers
inferred← citeshttps://doi.org/10.1109/isca.2016.48openalex-snapshot
Dynamo: Facebook's Data Center-Wide Power Management System
inferred← citeshttps://doi.org/10.1109/isca.2016.63openalex-snapshot
Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures
inferred← citeshttps://doi.org/10.1109/isca.2016.65openalex-snapshot
CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00029openalex-snapshot
SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00064openalex-snapshot
Quantifying Server Memory Frequency Margin and Using It to Improve Performance in HPC Systems
inferred← citeshttps://doi.org/10.1109/iscas.2017.8050515openalex-snapshot
Improving EDP in multi-core embedded systems through multidimensional frequency scaling
inferred← citeshttps://doi.org/10.1109/iscc.2015.7405450openalex-snapshot
Federated data centers as smart city stabilizing factors
inferred← citeshttps://doi.org/10.1109/ispass.2016.7482070openalex-snapshot
DVFS performance prediction for managed multithreaded applications
inferred← citeshttps://doi.org/10.1109/ispass.2016.7482074openalex-snapshot
FastCap: An efficient and fair algorithm for power capping in many-core systems
inferred← citeshttps://doi.org/10.1109/ispass.2016.7482101openalex-snapshot
X-Mem: A cross-platform and extensible memory characterization tool for the cloud
inferred← citeshttps://doi.org/10.1109/jetcas.2023.3244763openalex-snapshot
Game-of-Life Temperature-Aware DVFS Strategy for Tile-Based Chip Many-Core Processors
inferred← citeshttps://doi.org/10.1109/mascots.2016.68openalex-snapshot
Prospects for Shaping User-Centric Mobile Application Workloads to Benefit the Cloud
inferred← citeshttps://doi.org/10.1109/mascots.2017.16openalex-snapshot
DEMM: A Dynamic Energy-Saving Mechanism for Multicore Memories
inferred← citeshttps://doi.org/10.1109/mc.2016.58openalex-snapshot
Energy-Efficient Workload Placement in Enterprise Datacenters
inferred← citeshttps://doi.org/10.1109/mcs.2019.2961733openalex-snapshot
Control Systems for Computing Systems: Making computers efficient with modular, coordinated, and robust control
inferred← citeshttps://doi.org/10.1109/mcsoc51149.2021.00040openalex-snapshot
2QoSM: A Q-Learner QoS Manager for Application-Guided Power-Aware Systems
inferred← citeshttps://doi.org/10.1109/micro.2014.17openalex-snapshot
PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration
inferred← citeshttps://doi.org/10.1109/micro56248.2022.00063openalex-snapshot
AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
inferred← citeshttps://doi.org/10.1109/norchip.2017.8124983openalex-snapshot
Dependability evaluation of SISO control-theoretic power managers for processor architectures
inferred← citeshttps://doi.org/10.1109/rtss55097.2022.00041openalex-snapshot
Future aware Dynamic Thermal Management in CPU-GPU Embedded Platforms
inferred← citeshttps://doi.org/10.1109/sbac-pad59825.2023.00026openalex-snapshot
NeurOPar, A Neural Network-Driven EDP Optimization Strategy for Parallel Workloads
inferred← citeshttps://doi.org/10.1109/sbcci62366.2024.10703977openalex-snapshot
Investigating the Influence of Process Variability on Asymmetric Multicore Processors
inferred← citeshttps://doi.org/10.1109/sc41406.2024.00030openalex-snapshot
Toward Sustainable HPC: In-Production Deployment of Incentive-Based Power Efficiency Mechanism on the Fugaku Supercomputer
inferred← citeshttps://doi.org/10.1109/scc.2016.83openalex-snapshot
Mitigating Performance Unpredictability in Heterogeneous Clouds
inferred← citeshttps://doi.org/10.1109/tc.2014.2360534openalex-snapshot
Synergy of Dynamic Frequency Scaling and Demotion on DRAM Power Management: Models and Optimizations
inferred← citeshttps://doi.org/10.1109/tc.2016.2609903openalex-snapshot
DEP+BURST: Online DVFS Performance Prediction for Energy-Efficient Managed Language Execution
inferred← citeshttps://doi.org/10.1109/tc.2020.2978468openalex-snapshot
A Power- and Performance-Aware Software Framework for Control System Applications
inferred← citeshttps://doi.org/10.1109/tc.2020.2980230openalex-snapshot
Intelligent Adaptation of Hardware Knobs for Improving Performance and Power Consumption
inferred← citeshttps://doi.org/10.1109/tc.2022.3174545openalex-snapshot
Adaptive Power Shifting for Power-Constrained Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/tc.2025.3644184openalex-snapshot
Enabling Learning-Based Efficiency Optimizer With Shadow Cycles in Resource-Constrained Autonomous Embedded Systems
inferred← citeshttps://doi.org/10.1109/tc.2026.3665984openalex-snapshot
$\Omega$Ωkypous: Harnessing Timing Slacks and Coordinated DVFS for Power-Efficient Serverless Workflows
inferred← citeshttps://doi.org/10.1109/tgcn.2017.2744602openalex-snapshot
Reducing Data Center Energy Consumption Through Peak Shaving and Locked-In Energy Avoidance
inferred← citeshttps://doi.org/10.1109/tgcn.2021.3105934openalex-snapshot
Frequency-Adaptive VDC Embedding to Minimize Energy Consumption of Data Centers
inferred← citeshttps://doi.org/10.1109/tmc.2019.2914197openalex-snapshot
An Application-Specific Approach to Energy Optimization on Android Mobile Devices
inferred← citeshttps://doi.org/10.1109/tmscs.2017.2701795openalex-snapshot
PowerTrader: Enforcing Autonomous Power Management for Future Large-Scale Many-Core Processors
inferred← citeshttps://doi.org/10.1109/tmscs.2018.2808524openalex-snapshot
Design Methodology for Responsive and Rrobust MIMO Control of Heterogeneous Multicores
inferred← citeshttps://doi.org/10.1109/tpds.2016.2546246openalex-snapshot
Using Switchable Pins to Increase Off-Chip Bandwidth in Chip-Multiprocessors
inferred← citeshttps://doi.org/10.1109/tpds.2018.2841405openalex-snapshot
Exploring Customizable Heterogeneous Power Distribution and Management for Datacenter
inferred← citeshttps://doi.org/10.1109/tpds.2019.2948336openalex-snapshot
COPA: Highly Cost-Effective Power Back-Up for Green Datacenters
inferred← citeshttps://doi.org/10.1109/tpds.2021.3068235openalex-snapshot
The Case for Cross-Component Power Coordination on Power Bounded Systems
inferred← citeshttps://doi.org/10.1109/tpds.2026.3712610openalex-snapshot
Compute Overlap Stall (COS): Predicting Performance of Power Management for Shared Memory Codes When Throttling Processors, Memory, and Thread Concurrency
inferred← citeshttps://doi.org/10.1109/tpsisa52974.2021.00028openalex-snapshot
Energy-Aware Privacy Controls for Clouds
inferred← citeshttps://doi.org/10.1109/tsusc.2017.2661339openalex-snapshot
Energy Efficient Scheduling of Cloud Application Components with Brownout
inferred← citeshttps://doi.org/10.1109/tsusc.2018.2808493openalex-snapshot
iBrownout: An Integrated Approach for Managing Energy and Brownout in Container-Based Clouds
inferred← citeshttps://doi.org/10.1109/tsusc.2019.2911471openalex-snapshot
A Dynamic Programming Framework for DVFS-Based Energy-Efficiency in Multicore Systems
inferred← citeshttps://doi.org/10.1142/s0218001422500124openalex-snapshot
Module Against Power Consumption Attacks for Trustworthiness of Vehicular AI Chips in Wide Temperature Range
inferred← citeshttps://doi.org/10.1145/2541228.2541231openalex-snapshot
Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface
inferred← citeshttps://doi.org/10.1145/2541940.2541966openalex-snapshot
Underprovisioning backup power infrastructure for datacenters
inferred← citeshttps://doi.org/10.1145/2644865.2541966openalex-snapshot
Underprovisioning backup power infrastructure for datacenters
inferred← citeshttps://doi.org/10.1145/2654822.2541966openalex-snapshot
Underprovisioning backup power infrastructure for datacenters
inferred← citeshttps://doi.org/10.1145/2678373.2665730openalex-snapshot
Increasing off-chip bandwidth in multi-core processors with switchable pins
inferred← citeshttps://doi.org/10.1145/2694344.2694373openalex-snapshot
A Probabilistic Graphical Model-based Approach for Minimizing Energy Under Performance Constraints
inferred← citeshttps://doi.org/10.1145/2775054.2694373openalex-snapshot
A Probabilistic Graphical Model-based Approach for Minimizing Energy Under Performance Constraints
inferred← citeshttps://doi.org/10.1145/2786763.2694373openalex-snapshot
A Probabilistic Graphical Model-based Approach for Minimizing Energy Under Performance Constraints
inferred← citeshttps://doi.org/10.1145/2811411.2811515openalex-snapshot
Thermal/performance characterization of CMPs with 3D-stacked DRAMs under synergistic voltage-frequency control of cores and DRAMs
inferred← citeshttps://doi.org/10.1145/2872362.2872375openalex-snapshot
Maximizing Performance Under a Power Cap
inferred← citeshttps://doi.org/10.1145/2897394openalex-snapshot
Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory
inferred← citeshttps://doi.org/10.1145/2901318.2901329openalex-snapshot
Exploiting variability for energy optimization of parallel programs
inferred← citeshttps://doi.org/10.1145/2903150.2903490openalex-snapshot
Shared resource aware scheduling on power-constrained tiled many-core processors
inferred← citeshttps://doi.org/10.1145/2924715.2924718openalex-snapshot
Opportunities of synergistically adjusting voltage-frequency levels of cores and DRAMs in CMPs with 3d-stacked DRAMs for efficient thermal control
inferred← citeshttps://doi.org/10.1145/2925426.2926276openalex-snapshot
Towards an Adaptive Multi-Power-Source Datacenter
inferred← citeshttps://doi.org/10.1145/2954679.2872375openalex-snapshot
Maximizing Performance Under a Power Cap
inferred← citeshttps://doi.org/10.1145/2954680.2872375openalex-snapshot
Maximizing Performance Under a Power Cap
inferred← citeshttps://doi.org/10.1145/2980024.2872375openalex-snapshot
Maximizing Performance Under a Power Cap
inferred← citeshttps://doi.org/10.1145/3007787.3001207openalex-snapshot
Using multiple input, multiple output formal control to maximize resource efficiency in architectures
inferred← citeshttps://doi.org/10.1145/3037697.3037705openalex-snapshot
Translation-Triggered Prefetching
inferred← citeshttps://doi.org/10.1145/3037697.3037717openalex-snapshot
Voltage Regulator Efficiency Aware Power Management
inferred← citeshttps://doi.org/10.1145/3046682openalex-snapshot
Pareto Governors for Energy-Optimal Computing
inferred← citeshttps://doi.org/10.1145/3054742openalex-snapshot
Reining in Long Tails in Warehouse-Scale Computers with Quick Voltage Boosting Using Adrenaline
inferred← citeshttps://doi.org/10.1145/3077575openalex-snapshot
Dynamic Power and Energy Management for Energy Harvesting Nonvolatile Processor Systems
inferred← citeshttps://doi.org/10.1145/3078505.3078590openalex-snapshot
Understanding Reduced-Voltage Operation in Modern DRAM Devices
inferred← citeshttps://doi.org/10.1145/3084447openalex-snapshot
Understanding Reduced-Voltage Operation in Modern DRAM Devices
inferred← citeshttps://doi.org/10.1145/3086504openalex-snapshot
Fast Power and Energy Management for Future Many-Core Systems
inferred← citeshttps://doi.org/10.1145/3093315.3037705openalex-snapshot
Translation-Triggered Prefetching
inferred← citeshttps://doi.org/10.1145/3093315.3037717openalex-snapshot
Voltage Regulator Efficiency Aware Power Management
inferred← citeshttps://doi.org/10.1145/3093336.3037717openalex-snapshot
Voltage Regulator Efficiency Aware Power Management
inferred← citeshttps://doi.org/10.1145/3093337.3037717openalex-snapshot
Voltage Regulator Efficiency Aware Power Management
inferred← citeshttps://doi.org/10.1145/3123939.3123943openalex-snapshot
Using branch predictors to predict brain activity in brain-machine implants
inferred← citeshttps://doi.org/10.1145/3149412.3149413openalex-snapshot
Dynamic Application-aware Power Capping
inferred← citeshttps://doi.org/10.1145/3170433openalex-snapshot
A Case for a More Effective, Power-Efficient Turbo Boosting
inferred← citeshttps://doi.org/10.1145/3477028openalex-snapshot
Thermal-aware Adaptive Platform Management for Heterogeneous Embedded Systems
inferred← citeshttps://doi.org/10.1145/3511094openalex-snapshot
Energy Efficient Computing Systems: Architectures, Abstractions and Modeling to Techniques and Standards
inferred← citeshttps://doi.org/10.1145/3545008.3545047openalex-snapshot
Penelope: Peer-to-peer Power Management
inferred← citeshttps://doi.org/10.1145/3617832openalex-snapshot
Automatic Synthesis of FSMs for Enforcing Non-functional Requirements on MPSoCs Using Multi-objective Evolutionary Algorithms
inferred← citeshttps://doi.org/10.1145/3623278.3624756openalex-snapshot
Predict; Don't React for Enabling Efficient Fine-Grain DVFS in GPUs
inferred← citeshttps://doi.org/10.1145/3649153.3649185openalex-snapshot
An ANN-Guided Multi-Objective Framework for Power-Performance Balancing in HPC Systems
inferred← citeshttps://doi.org/10.1145/3689031.3717498openalex-snapshot
CRAVE: Analyzing Cross-Resource Interaction to Improve Energy Efficiency in Systems-on-Chip
inferred← citeshttps://doi.org/10.1145/3708890openalex-snapshot
Harnessing Machine Learning in Dynamic Thermal Management in Embedded CPU-GPU Platforms
inferred← citeshttps://doi.org/10.1145/3716872openalex-snapshot
Dynamic Power Management Through Multi-agent Deep Reinforcement Learning for Heterogeneous Systems
inferred← citeshttps://doi.org/10.1145/3786287openalex-snapshot
Fast but Wasteful: Power Analysis and Implications of Host Networking
inferred← citeshttps://doi.org/10.11591/ijece.v8i3.pp1798-1804openalex-snapshot
Dynamic Frequency Scaling Regarding Memory for Energy Efficiency of Embedded Systems
inferred← citeshttps://doi.org/10.1166/jolpe.2018.1550openalex-snapshot
Task Assignment Algorithms for Multicore Platforms with Process Variations
inferred← citeshttps://doi.org/10.14257/ijgdc.2016.9.11.27openalex-snapshot
Power and QoS Aware Multi-level Resource Coordination and Scheduling in Virtualized Servers
inferred← citeshttps://doi.org/10.1587/elex.14.20170324openalex-snapshot
A DVFS-aware cache bypassing technique for multiple clock domain mobile SoCs
inferred← citeshttps://doi.org/10.1587/elex.19.20220291openalex-snapshot
A two-segment LSTM based data center temperature prediction model
inferred← citeshttps://doi.org/10.1587/transele.2022lhp0001openalex-snapshot
Evaluation of Performance and Power Consumption on Supercomputer Fugaku Using SPEC HPC Benchmarks
inferred← citeshttps://doi.org/10.1587/transele.e101.c.170openalex-snapshot
Energy-Efficient DRAM Selective Refresh Technique with Page Residence in a Memory Hierarchy of Hardware-Managed TLB
inferred← citeshttps://doi.org/10.17760/d20262473openalex-snapshot
Energy efficient execution of heterogeneous applications
inferred← citeshttps://doi.org/10.22360/springsim.2016.hpc.044openalex-snapshot
Power Profiling and Evaluating the Effect of Frequency Scaling on NWChem
inferred← citeshttps://doi.org/10.26754/jjii3a.20227005openalex-snapshot
Thermal Intelligent Control DVFS for Cyber-physical Systems
inferred← citeshttps://doi.org/10.31390/gradschool_dissertations.3337openalex-snapshot
Increasing Off-Chip Bandwidth and Mitigating Dark Silicon via Switchable Pins
inferred← citeshttps://doi.org/10.31390/gradschool_dissertations.4486openalex-snapshot
Maintaining High Performance Across All Problem Sizes and Parallel Scales Using Microkernel-based Linear Algebra
inferred← citeshttps://doi.org/10.3390/en16073187openalex-snapshot
Escope: An Energy Efficiency Simulator for Internet Data Centers
inferred← citeshttps://doi.org/10.3390/fi14030091openalex-snapshot
CPU-GPU-Memory DVFS for Power-Efficient MPSoC in Mobile Cyber Physical Systems
inferred← citeshttps://doi.org/10.3390/jlpea12020029openalex-snapshot
Low-Overhead Reinforcement Learning-Based Power Management Using 2QoSM
inferred← citeshttps://doi.org/10.4018/978-1-5225-0759-8.ch017openalex-snapshot
A Survey and Taxonomy of Energy Efficient Resource Management Techniques in Platform as a Service Cloud
inferred← citeshttps://doi.org/10.4018/978-1-7998-7156-9.ch004openalex-snapshot
Intelligent Management of Mobile Systems Through Computational Self-Awareness
inferred← citeshttps://doi.org/10.48550/arxiv.1501.02724openalex-snapshot
Towards Energy-Proportional Computing Using Subsystem-Level Power Management
inferred← citeshttps://doi.org/10.48550/arxiv.1507.03648openalex-snapshot
Deadline-aware Power Management in Data Centers
inferred← citeshttps://doi.org/10.48550/arxiv.2004.13074openalex-snapshot
The Case for Learning Application Behavior to Improve Hardware Energy Efficiency
inferred← citeshttps://doi.org/10.4995/riai.2021.14200openalex-snapshot
Control inteligente mediante escalado dinámico voltaje-frecuencia (DVFS) de la temperatura en procesadores embebidos
inferred← citeshttps://doi.org/10.5555/3018076.3018082openalex-snapshot
Runtime power limiting of parallel applications on Intel Xeon Phi processors
inferred← citeshttps://doi.org/10.5753/sbc.13363.9.3openalex-snapshot
Além do Básico: Otimizando Aplicações Paralelas em Arquiteturas Modernas
inferred← citeshttps://doi.org/10.5772/intechopen.81124openalex-snapshot
Characterizing Power and Energy Efficiency of Legion Data-Centric Runtime and Applications on Heterogeneous High-Performance Computing Systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-105575openalex-snapshot
Power-constrained aware and latency-aware microarchitectural optimizations in many-core processors
inferred← citeshttps://doi.org/10.5821/dissertation-2117-125840openalex-snapshot
Aggressive undervolting of FPGAs : power & reliability trade-offs
showing the first 200 of 201 · page through all 201
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.