On the public citation graph
CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware
0 signed · 131 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/11556992_37openalex-snapshot
New Constructive Approach to Covert Channel Modeling and Channel Capacity Estimation
inferredcites →https://doi.org/10.1007/978-1-4614-2053-8openalex-snapshot
A Survey of Data Leakage Detection and Prevention Solutions
inferredcites →https://doi.org/10.1007/978-3-540-87403-4_12openalex-snapshot
Model-Based Covert Timing Channels: Automated Modeling and Evasion
inferredcites →https://doi.org/10.1007/s00145-009-9049-yopenalex-snapshot
Efficient Cache Attacks on AES, and Countermeasures
inferredcites →https://doi.org/10.1016/0165-0270(96)00081-7openalex-snapshot
Burst and oscillation as disparate neuronal properties
inferredcites →https://doi.org/10.1016/j.comnet.2012.10.008openalex-snapshot
Mimic: An active covert channel that evades regularity-based detection
inferredcites →https://doi.org/10.1109/acsac.2006.20openalex-snapshot
Covert and Side Channels Due to Processor Architecture
inferredcites →https://doi.org/10.1109/hpca.2009.4798277openalex-snapshot
Hardware-software integrated approaches to defend against software cache-based side channel attacks
inferredcites →https://doi.org/10.1109/isca.2012.6237010openalex-snapshot
Side-channel vulnerability factor: A metric for measuring information leakage
inferredcites →https://doi.org/10.1109/micro.2008.4771781openalex-snapshot
A novel cache architecture with enhanced performance and security
inferredcites →https://doi.org/10.1109/risp.1993.287640openalex-snapshot
On introducing noise into the bus-contention channel
inferredcites →https://doi.org/10.1109/ths.2010.5654967openalex-snapshot
Design, implementation and evaluation of covert channel attacks
inferredcites →https://doi.org/10.1145/1250662.1250723openalex-snapshot
New cache designs for thwarting software cache-based side channel attacks
inferredcites →https://doi.org/10.1145/1315245.1315284openalex-snapshot
Detecting covert timing channels
inferredcites →https://doi.org/10.1145/1653662.1653687openalex-snapshot
Hey, you, get off of my cloud
inferredcites →https://doi.org/10.1145/1774088.1774125openalex-snapshot
Load-based covert channels between Xen virtual machines
inferredcites →https://doi.org/10.1145/2000064.2000107openalex-snapshot
Rapid identification of architectural bottlenecks via precise event counting
inferredcites →https://doi.org/10.1145/2046660.2046670openalex-snapshot
An exploration of L2 cache covert channels in virtualized environments
inferredcites →https://doi.org/10.1145/2366231.2337172openalex-snapshot
Side-channel vulnerability factor
inferredcites →https://doi.org/10.1145/2485922.2485970openalex-snapshot
On the feasibility of online malware detection with performance counters
inferredcites →https://doi.org/10.1145/357369.357374openalex-snapshot
Shared resource matrix methodology
inferredcites →https://doi.org/10.1145/362375.362389openalex-snapshot
A note on the confinement problem
inferredcites →https://doi.org/10.2307/2988198openalex-snapshot
Time Series Analysis: Forecasting and Control.
inferredcites →https://doi.org/10.2307/3008255openalex-snapshot
Time Series Analysis Forecasting and Control.
inferredcites →https://doi.org/10.2307/3150485openalex-snapshot
Time Series Analysis: Forecasting and Control
inferredcites →https://doi.org/10.3233/jcs-1992-13-403openalex-snapshot
An Analysis of Covert Timing Channels
inferredcites →https://doi.org/10.3233/jcs-1992-13-404openalex-snapshot
Reducing Timing Channels with Fuzzy Time
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/sec.1440openalex-snapshot
Detecting JitterBug covert timing channel with sparse embedding
inferred← citeshttps://doi.org/10.1007/978-3-030-88040-8_11openalex-snapshot
An Investigation of Microarchitectural Cache-Based Side-Channel Attacks from a Digital Forensic Perspective: Methods of Exploits and Countermeasures
inferred← citeshttps://doi.org/10.1007/978-3-031-33743-7_43openalex-snapshot
A Survey on Drone Cybersecurity and the Application of Machine Learning on Threat Emergence
inferred← citeshttps://doi.org/10.1007/978-981-15-0361-0_18openalex-snapshot
Securing Air-Gapped Systems
inferred← citeshttps://doi.org/10.1007/s10723-017-9403-5openalex-snapshot
Predictive Mitigation of Timing Channels - Threat Defense for Machine Codes
inferred← citeshttps://doi.org/10.1007/s10766-018-0608-4openalex-snapshot
Covert Timing Channels Exploiting Cache Coherence Hardware: Characterization and Defense
inferred← citeshttps://doi.org/10.1007/s10766-018-0609-3openalex-snapshot
PrODACT: Prefetch-Obfuscator to Defend Against Cache Timing Channels
inferred← citeshttps://doi.org/10.1007/s11227-015-1616-4openalex-snapshot
An approach to error correction in program code using dynamic optimization in a virtual execution environment
inferred← citeshttps://doi.org/10.1007/s41635-018-0046-1openalex-snapshot
Survey of Microarchitectural Side and Covert Channels, Attacks, and Defenses
inferred← citeshttps://doi.org/10.1007/s41635-020-00095-wopenalex-snapshot
Cache-Zoomer: On-demand High-resolution Cache Monitoring for Security
inferred← citeshttps://doi.org/10.1016/j.cose.2021.102307openalex-snapshot
Timing covert channel analysis of the VxWorks MILS embedded hypervisor under the common criteria security certification
inferred← citeshttps://doi.org/10.1016/j.jpdc.2017.06.014openalex-snapshot
Mitigation of Hardware Trojan based Denial-of-Service attack for secure NoCs
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.12.005openalex-snapshot
Multi-dimensional analysis of embedded systems security
inferred← citeshttps://doi.org/10.1109/access.2019.2945320openalex-snapshot
An Enlarging-the-Capacity Packet Sorting Covert Channel
inferred← citeshttps://doi.org/10.1109/acssc.2018.8645322openalex-snapshot
A Noise-resilient Detection Method against Advanced Cache Timing Channel Attack
inferred← citeshttps://doi.org/10.1109/asap57973.2023.00019openalex-snapshot
Mayalok: A Cyber-Deception Hardware Using Runtime Instruction Infusion
inferred← citeshttps://doi.org/10.1109/asp-dac52403.2022.9712572openalex-snapshot
SC-K9: A Self-synchronizing Framework to Counter Micro-architectural Side Channels
inferred← citeshttps://doi.org/10.1109/csf.2015.26openalex-snapshot
BitWhisper: Covert Signaling Channel between Air-Gapped Computers Using Thermal Manipulations
inferred← citeshttps://doi.org/10.1109/dsn48063.2020.00031openalex-snapshot
Leaky DNN: Stealing Deep-Learning Model Secret with GPU Context-Switching Side-Channel
inferred← citeshttps://doi.org/10.1109/eurospw51379.2020.00101openalex-snapshot
REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection
inferred← citeshttps://doi.org/10.1109/hpca.2016.7446080openalex-snapshot
Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller
inferred← citeshttps://doi.org/10.1109/hpca.2017.36openalex-snapshot
Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks
inferred← citeshttps://doi.org/10.1109/hpca.2018.00043openalex-snapshot
D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10070947openalex-snapshot
AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks
inferred← citeshttps://doi.org/10.1109/hst.2018.8383912openalex-snapshot
Prefetch-guard: Leveraging hardware prefetches to defend against cache timing channels
inferred← citeshttps://doi.org/10.1109/hst.2019.8740835openalex-snapshot
COTSknight: Practical Defense against Cache Timing Channel Attacks using Cache Monitoring and Partitioning Technologies
inferred← citeshttps://doi.org/10.1109/icassp.2019.8683839openalex-snapshot
Negative Correlation, Non-linear Filtering, and Discovering of Repetitiveness for Cache Timing Channel Detection
inferred← citeshttps://doi.org/10.1109/iccad57390.2023.10323979openalex-snapshot
HidFix: Efficient Mitigation of Cache-Based Spectre Attacks Through Hidden Rollbacks
inferred← citeshttps://doi.org/10.1109/ipdps.2016.59openalex-snapshot
Mitigation of Denial of Service Attack with Hardware Trojans in NoC Architectures
inferred← citeshttps://doi.org/10.1109/isca.2016.50openalex-snapshot
Power Attack Defense: Securing Battery-Backed Data Centers
inferred← citeshttps://doi.org/10.1109/isca.2018.00059openalex-snapshot
Hiding Intermittent Information Leakage with Architectural Support for Blinking
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00080openalex-snapshot
Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00056openalex-snapshot
MetaLeak: Uncovering Side Channels in Secure Processor Architectures Exploiting Metadata
inferred← citeshttps://doi.org/10.1109/iscas58744.2024.10558385openalex-snapshot
Efficient Detection and Mitigation Schemes for Speculative Side Channels
inferred← citeshttps://doi.org/10.1109/lca.2015.2445337openalex-snapshot
Security Implications of Third-Party Accelerators
inferred← citeshttps://doi.org/10.1109/mdat.2021.3063313openalex-snapshot
Defeating Cache Timing Channels with Hardware Prefetchers
inferred← citeshttps://doi.org/10.1109/micro.2016.7783742openalex-snapshot
ReplayConfusion: Detecting cache-based covert channel attacks using record and replay
inferred← citeshttps://doi.org/10.1109/micro.2018.00082openalex-snapshot
Shadow Block: Accelerating ORAM Accesses with Data Duplication
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00093openalex-snapshot
PerSpectron: Detecting Invariant Footprints of Microarchitectural Attacks with Perceptron
inferred← citeshttps://doi.org/10.1109/mm.2016.83openalex-snapshot
Detecting Hardware Covert Timing Channels
inferred← citeshttps://doi.org/10.1109/mm.2016.86openalex-snapshot
Monitoring and Attestation of Virtual Machine Security Health in Cloud Computing
inferred← citeshttps://doi.org/10.1109/mm.2019.2920814openalex-snapshot
Leveraging Cache Management Hardware for Practical Defense Against Cache Timing Channel Attacks
inferred← citeshttps://doi.org/10.1109/mwscas67364.2026.11680808openalex-snapshot
HERA: A Substrate-Level Covert Channel Detector for Heterogeneous Chiplet Systems
inferred← citeshttps://doi.org/10.1109/nocs.2018.8512166openalex-snapshot
Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing
inferred← citeshttps://doi.org/10.1109/nvmsa.2017.8064476openalex-snapshot
Mitigating shift-based covert-channel attacks in racetrack last level caches
inferred← citeshttps://doi.org/10.1109/pact.2019.00019openalex-snapshot
Fooling the Sense of Cross-Core Last-Level Cache Eviction Based Attacker by Prefetching Common Sense
inferred← citeshttps://doi.org/10.1109/pact.2019.00020openalex-snapshot
SpecShield: Shielding Speculative Data from Microarchitectural Covert Channels
inferred← citeshttps://doi.org/10.1109/seed51797.2021.00015openalex-snapshot
Bespoke Cache Enclaves: Fine-Grained and Scalable Isolation from Cache Side-Channels via Flexible Set-Partitioning
inferred← citeshttps://doi.org/10.1109/seed61283.2024.00016openalex-snapshot
Maya: Hardware Enhanced Customizable Defenses at the User-Kernel Interface
inferred← citeshttps://doi.org/10.1109/sera61261.2024.10685636openalex-snapshot
Exploiting CPU Clock Modulation for Covert Communication Channel
inferred← citeshttps://doi.org/10.1109/sp40001.2021.00050openalex-snapshot
Randomized Last-Level Caches Are Still Vulnerable to Cache Side-Channel Attacks! But We Can Fix It
inferred← citeshttps://doi.org/10.1109/tc.2017.2780823openalex-snapshot
Design, Implementation and Verification of Cloud Architecture for Monitoring a Virtual Machine's Security Health
inferred← citeshttps://doi.org/10.1109/tc.2021.3068873openalex-snapshot
Efficient Hardware Malware Detectors That are Resilient to Adversarial Evasion
inferred← citeshttps://doi.org/10.1109/tc.2023.3254918openalex-snapshot
Information Leakage Attacks Exploiting Cache Replacement in Commercial Processors
inferred← citeshttps://doi.org/10.1109/tc.2024.3349659openalex-snapshot
Randomizing Set-Associative Caches Against Conflict-Based Cache Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/tc.2025.3533089openalex-snapshot
DC-ORAM: An ORAM Scheme Based on Dynamic Compression of Data Blocks and Position Map
inferred← citeshttps://doi.org/10.1109/tcad.2020.3012642openalex-snapshot
Combating Enhanced Thermal Covert Channel in Multi-/Many-Core Systems With Channel-Aware Jamming
inferred← citeshttps://doi.org/10.1109/tcad.2021.3059245openalex-snapshot
Detection of and Countermeasure Against Thermal Covert Channel in Many-Core Systems
inferred← citeshttps://doi.org/10.1109/trustcom/bigdatase.2019.00050openalex-snapshot
Thermal Covert Channels Leveraging Package-on-Package DRAM
inferred← citeshttps://doi.org/10.1109/trustcom50675.2020.00053openalex-snapshot
One Covert Channel to Rule Them All: A Practical Approach to Data Exfiltration in the Cloud
inferred← citeshttps://doi.org/10.1109/tsusc.2021.3138279openalex-snapshot
SecureNoC: A Learning-Enabled, High-Performance, Energy-Efficient, and Secure On-Chip Communication Framework Design
inferred← citeshttps://doi.org/10.1109/vlsi-soc.2017.8203469openalex-snapshot
DFS covert channels on multi-core platforms
inferred← citeshttps://doi.org/10.1145/2768566.2768571openalex-snapshot
Covert channels through branch predictors
inferred← citeshttps://doi.org/10.1145/2870636openalex-snapshot
Understanding and Mitigating Covert Channels Through Branch Predictors
inferred← citeshttps://doi.org/10.1145/2976749.2978374openalex-snapshot
Covert Channels through Random Number Generator
inferred← citeshttps://doi.org/10.1145/3060403.3060417openalex-snapshot
Covert Timing Channels Exploiting Non-Uniform Memory Access based Architectures
inferred← citeshttps://doi.org/10.1145/3079856.3080222openalex-snapshot
Secure Hierarchy-Aware Cache Replacement Policy (SHARP)
inferred← citeshttps://doi.org/10.1145/3123939.3124538openalex-snapshot
Constructing and characterizing covert channels on GPGPUs
inferred← citeshttps://doi.org/10.1145/3140659.3080222openalex-snapshot
Secure Hierarchy-Aware Cache Replacement Policy (SHARP)
inferred← citeshttps://doi.org/10.1145/3373376.3378526openalex-snapshot
Exploring Branch Predictors for Constructing Transient Execution Trojans
inferred← citeshttps://doi.org/10.1145/3386263.3409104openalex-snapshot
Securing Machine Learning Architectures and Systems
inferred← citeshttps://doi.org/10.1145/3445814.3446742openalex-snapshot
Streamline: a fast, flushless cache covert-channel attack by enabling asynchronous collusion
inferred← citeshttps://doi.org/10.1145/3466752.3480093openalex-snapshot
Network-on-Chip Microarchitecture-based Covert Channel in GPUs
inferred← citeshttps://doi.org/10.1145/3508352.3549330openalex-snapshot
Fast, Robust and Accurate Detection of Cache-Based Spectre Attack Phases
inferred← citeshttps://doi.org/10.1145/3544102openalex-snapshot
Microarchitectural Attacks in Heterogeneous Systems: A Survey
inferred← citeshttps://doi.org/10.1145/3583781.3590272openalex-snapshot
MAYAVI: A Cyber-Deception Hardware for Memory Load-Stores
inferred← citeshttps://doi.org/10.1145/3634737.3637677openalex-snapshot
On The Effect of Replacement Policies on The Security of Randomized Cache Architectures
inferred← citeshttps://doi.org/10.1145/3634737.3661139openalex-snapshot
PowSpectre: Powering Up Speculation Attacks with TSX-based Replay
inferred← citeshttps://doi.org/10.14722/ndss.2020.24086openalex-snapshot
PhantomCache: Obfuscating Cache Conflicts with Localized Randomization
inferred← citeshttps://doi.org/10.14722/ndss.2024.24176openalex-snapshot
SENSE: Enhancing Microarchitectural Awareness for TEEs via Subscription-Based Notification
inferred← citeshttps://doi.org/10.23919/date.2019.8715004openalex-snapshot
Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking
inferred← citeshttps://doi.org/10.3390/app12031452openalex-snapshot
MATANA: A Reconfigurable Framework for Runtime Attack Detection Based on the Analysis of Microarchitectural Signals
inferred← citeshttps://doi.org/10.3390/s22197354openalex-snapshot
Cross-World Covert Channel on ARM Trustzone through PMU
inferred← citeshttps://doi.org/10.36227/techrxiv.174494750.06122641/v1openalex-snapshot
An Interrupt Event Assisted Intelligent Detector of Spectre Attack Under Realistic Applications
inferred← citeshttps://doi.org/10.4018/ijoci.2018040103openalex-snapshot
Are Timing-Based Side-Channel Attacks Feasible in Shared, Modern Computing Hardware?
inferred← citeshttps://doi.org/10.48550/arxiv.1606.05915openalex-snapshot
Fansmitter: Acoustic Data Exfiltration from (Speakerless) Air-Gapped Computers
inferred← citeshttps://doi.org/10.48550/arxiv.1902.04711openalex-snapshot
Towards a Better Indicator for Cache Timing Channels
inferred← citeshttps://doi.org/10.48550/arxiv.1909.12302openalex-snapshot
New Attacks and Defenses for Randomized Caches
inferred← citeshttps://doi.org/10.48550/arxiv.2104.11469openalex-snapshot
ClepsydraCache -- Preventing Cache Attacks with Time-Based Evictions
inferred← citeshttps://doi.org/10.5555/3306619.3306633openalex-snapshot
Securing NoCs against timing attacks with non-interference based adaptive routing
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.