On the public citation graph
2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
0 signed · 106 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/micro.2014.48openalex-snapshot
Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures
inferredcites →https://doi.org/10.1109/micro.2014.63openalex-snapshot
CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-031-13074-8_4openalex-snapshot
Deep Learning for Power and Switching Activity Estimation
inferred← citeshttps://doi.org/10.1007/978-3-031-39932-9_18openalex-snapshot
Hardware–Software Codesign of an Adder-Tree Type CNN Accelerator
inferred← citeshttps://doi.org/10.1007/978-3-031-53468-3_38openalex-snapshot
Deep Distance Sensitivity Oracles
inferred← citeshttps://doi.org/10.1007/978-3-642-10665-1_8openalex-snapshot
Dynamic Malicious Code Detection Based on Binary Translator
inferred← citeshttps://doi.org/10.1007/s11227-008-0174-4openalex-snapshot
An architecture framework for an adaptive extensible processor
inferred← citeshttps://doi.org/10.1007/s11227-017-2000-3openalex-snapshot
A speculative parallel decompression algorithm on Apache Spark
inferred← citeshttps://doi.org/10.1007/s11241-019-09327-xopenalex-snapshot
Thermal-aware task allocation and scheduling for periodic real-time applications in mesh-based heterogeneous NoCs
inferred← citeshttps://doi.org/10.1016/b978-0-12-800887-4.00012-2openalex-snapshot
Towards correct and reusable Network-on-Chip architectures
inferred← citeshttps://doi.org/10.1016/j.bspc.2025.108692openalex-snapshot
TFCA-TransNet: Convolutional time–frequency–spatial feature fusion with channel attention transformer network for EEG-MI signal decoding
inferred← citeshttps://doi.org/10.1016/j.cag.2004.11.008openalex-snapshot
Benchmarking and implementation of probability-based simulations on programmable graphics cards
inferred← citeshttps://doi.org/10.1016/j.comcom.2020.05.001openalex-snapshot
A smartphone perspective on computation offloading—A survey
inferred← citeshttps://doi.org/10.1016/j.comnet.2024.110419openalex-snapshot
DRLAR: A deep reinforcement learning-based adaptive routing framework for network-on-chips
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2024.109106openalex-snapshot
A novel approximate cache block compressor for error-resilient image data
inferred← citeshttps://doi.org/10.1016/j.future.2019.11.024openalex-snapshot
An efficient cache flat storage organization for multithreaded workloads for low power processors
inferred← citeshttps://doi.org/10.1016/j.future.2020.01.047openalex-snapshot
A pure hardware-driven scheduler for enhancing bank-level parallelism in a persistent memory controller
inferred← citeshttps://doi.org/10.1016/j.future.2020.05.023openalex-snapshot
Fair and cache blocking aware warp scheduling for concurrent kernel execution on GPU
inferred← citeshttps://doi.org/10.1016/j.future.2022.10.030openalex-snapshot
Near-optimal multi-accelerator architectures for predictive maintenance at the edge
inferred← citeshttps://doi.org/10.1016/j.future.2022.12.020openalex-snapshot
A scalable and energy efficient GPU thread map for m -simplex domains
inferred← citeshttps://doi.org/10.1016/j.future.2023.12.001openalex-snapshot
DUAL-C: Building a “soft error efficient” on-the-fly compression mechanism for raw video data at edge devices
inferred← citeshttps://doi.org/10.1016/j.future.2024.05.022openalex-snapshot
Multifacets of lossy compression for scientific data in the Joint-Laboratory of Extreme Scale Computing
inferred← citeshttps://doi.org/10.1016/j.jnca.2024.104022openalex-snapshot
DeCa360: Deadline-aware edge caching for two-tier 360° video streaming
inferred← citeshttps://doi.org/10.1016/j.jpdc.2020.02.003openalex-snapshot
On-GPU thread-data remapping for nested branch divergence
inferred← citeshttps://doi.org/10.1016/j.jpdc.2021.01.007openalex-snapshot
Improving the accuracy of energy predictive models for multicore CPUs by combining utilization and performance events model variables
inferred← citeshttps://doi.org/10.1016/j.jpdc.2021.07.005openalex-snapshot
Efficient classification of private memory blocks
inferred← citeshttps://doi.org/10.1016/j.jpdc.2022.12.008openalex-snapshot
Tensor slicing and optimization for multicore NPUs
inferred← citeshttps://doi.org/10.1016/j.jpdc.2023.104778openalex-snapshot
A survey of machine learning for Network-on-Chips
inferred← citeshttps://doi.org/10.1016/j.mejo.2022.105600openalex-snapshot
REE: Reconfigurable and energy-efficient router architecture in wireless network-on-chip
inferred← citeshttps://doi.org/10.1016/j.mejo.2024.106234openalex-snapshot
SPONGE+: A NoC-based power gating scheme for overall router column opening and closing control
inferred← citeshttps://doi.org/10.1016/j.memori.2023.100025openalex-snapshot
Tutorial on memristor-based computing for smart edge applications
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.03.006openalex-snapshot
MorphoNoC: Exploring the design space of a configurable hybrid NoC using nanophotonics
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.07.004openalex-snapshot
Problems and challenges of emerging technology networks−on−chip: A review
inferred← citeshttps://doi.org/10.1016/j.micpro.2019.06.002openalex-snapshot
A Technologically Agnostic Framework for Cyber-Physical and IoT Processing-in-Memory-based Systems Simulation
inferred← citeshttps://doi.org/10.1016/j.micpro.2019.102909openalex-snapshot
LLVM-based automation of memory decoupling for OpenCL applications on FPGAs
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104464openalex-snapshot
A router architecture with dual input and dual output channels for Networks-on-Chip
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104614openalex-snapshot
Dynamic thread mapping for power-efficient many-core systems under performance constraints
inferred← citeshttps://doi.org/10.1016/j.micpro.2024.105009openalex-snapshot
Model-based, fully simulated, system-level power consumption estimation of IoT devices
inferred← citeshttps://doi.org/10.1016/j.micpro.2024.105087openalex-snapshot
Mixture-of-Rookies: Saving DNN computations by predicting ReLU outputs
inferred← citeshttps://doi.org/10.1016/j.micpro.2025.105143openalex-snapshot
Open-source ROS-based simulation for verification of FPGA robotics applications
inferred← citeshttps://doi.org/10.1016/j.microrel.2024.115377openalex-snapshot
Designing a Deep Neural Network engine for LLC block reuse prediction to mitigate Soft Error in Multicore
inferred← citeshttps://doi.org/10.1016/j.neucom.2021.05.020openalex-snapshot
An accurate and fair evaluation methodology for SNN-based inferencing with full-stack hardware design space explorations
inferred← citeshttps://doi.org/10.1016/j.neucom.2025.129366openalex-snapshot
CSDSE: An efficient design space exploration framework for deep neural network accelerator based on cooperative search
inferred← citeshttps://doi.org/10.1016/j.neucom.2025.130417openalex-snapshot
Vision transformers on the edge: A comprehensive survey of model compression and acceleration strategies
inferred← citeshttps://doi.org/10.1016/j.neunet.2024.106708openalex-snapshot
Intermediate-grained kernel elements pruning with structured sparsity
inferred← citeshttps://doi.org/10.1016/j.parco.2015.06.002openalex-snapshot
Improving last level shared cache performance through mobile insertion policies (MIP)
inferred← citeshttps://doi.org/10.1016/j.suscom.2017.08.005openalex-snapshot
P 2 NoC: Power- and Performance-aware NoC Architectures for Sustainable Computing
inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.08.001openalex-snapshot
A scala based framework for developing acceleration systems with FPGAs
inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101710openalex-snapshot
URMILA: Dynamically trading-off fog and edge resources for performance and mobility-aware IoT services
inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101887openalex-snapshot
Accelerating CNN Inference on ASICs: A Survey
inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101936openalex-snapshot
Efficient algorithms for task mapping on heterogeneous CPU/GPU platforms for fast completion time
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102198openalex-snapshot
In-circuit tuning of deep learning designs
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102298openalex-snapshot
Towards functional safety compliance of matrix–matrix multiplication for machine learning-based autonomous systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102561openalex-snapshot
A survey on hardware accelerators: Taxonomy, trends, challenges, and perspectives
inferred← citeshttps://doi.org/10.1016/j.sysarc.2023.103008openalex-snapshot
A survey on techniques for improving Phase Change Memory (PCM) lifetime
inferred← citeshttps://doi.org/10.1016/j.sysarc.2023.103009openalex-snapshot
rShare: Alleviating long startup on the Cloud-rendering platform through de-systemization
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103171openalex-snapshot
Towards Efficient On-Chip Communication: A Survey on Silicon Nanophotonics and Optical Networks-on-Chip
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103308openalex-snapshot
ChipAI: A scalable chiplet-based accelerator for efficient DNN inference using silicon photonics
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103367openalex-snapshot
SmartDeCoup: Decoupling the STT-RAM LLC for even write distribution and lifetime improvement
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103424openalex-snapshot
NANI: Energy-efficient Neuron-Aware hardware Noise Injection for adversarial defense using undervolting
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103459openalex-snapshot
USEFUSE: Uniform stride for enhanced performance in fused layer architecture of deep neural networks
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103463openalex-snapshot
An FPGA-based bit-level weight sparsity and mixed-bit accelerator for neural networks
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103468openalex-snapshot
FPGA-based CNN accelerator using Convolutional Processing Element to reduce idle states
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103481openalex-snapshot
BoostTM: Best-effort performance guarantees in best-effort hardware transactional memory for distributed manycore architectures
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103591openalex-snapshot
Hardware support for contention tracking in CPU and GPU last-level cache
inferred← citeshttps://doi.org/10.1016/j.tcs.2024.114463openalex-snapshot
Ordered scheduling in control-flow distributed transactional memory
inferred← citeshttps://doi.org/10.1016/j.vlsi.2019.09.007openalex-snapshot
FPGA and GPU-based acceleration of ML workloads on Amazon cloud - A case study using gradient boosted decision tree library
inferred← citeshttps://doi.org/10.1016/j.vlsi.2020.02.004openalex-snapshot
A survey on attack vectors in stack cache memory
inferred← citeshttps://doi.org/10.1016/j.vlsi.2022.10.004openalex-snapshot
A transparent virtual channel power gating method for on-chip network routers
inferred← citeshttps://doi.org/10.1016/j.vlsi.2023.102059openalex-snapshot
Improving power and performance of on-chip network through virtual channel sharing and power gating
inferred← citeshttps://doi.org/10.1016/j.vlsi.2025.102367openalex-snapshot
Language semantics to support secure computation and communication in embedded systems via hardware monitors
inferred← citeshttps://doi.org/10.1016/j.vlsi.2025.102498openalex-snapshot
A Parity-based Multi-bit Fault-Tolerant Instruction Decoder for RISC-V pipelined soft processor
inferred← citeshttps://doi.org/10.1038/s41427-021-00282-3openalex-snapshot
Integrated neuromorphic computing networks by artificial spin synapses and spin neurons
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00012openalex-snapshot
AVM-BTB: Adaptive and Virtualized Multi-level Branch Target Buffer
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00045openalex-snapshot
Harpocrates: Breaking the Silence of CPU Faults through Hardware-in-the-Loop Program Generation
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00049openalex-snapshot
BLESS: Bandwidth and Locality Enhanced SMEM Seeding Acceleration for DNA Sequencing
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00055openalex-snapshot
On Error Correction for Nonvolatile Processing-In-Memory
inferred← citeshttps://doi.org/10.1109/sp54263.2024.00173openalex-snapshot
Prune+PlumTree - Finding Eviction Sets at Scale
inferred← citeshttps://doi.org/10.1145/1052898.1052914openalex-snapshot
Aspect language features for concern coverage profiling
inferred← citeshttps://doi.org/10.1145/1057661.1057718openalex-snapshot
Energy optimization in memory address bus structure for application-specific systems
inferred← citeshttps://doi.org/10.1145/1057661.1057751openalex-snapshot
Exploring the impact of architectural parameters on energy efficiency of application-specific block-enabled SRAMs
inferred← citeshttps://doi.org/10.1145/1088149.1088156openalex-snapshot
Fast branch misprediction recovery in out-of-order superscalar processors
inferred← citeshttps://doi.org/10.1145/1508128.1508195openalex-snapshot
Streaming implementation of a sequential decompression algorithm on an FPGA
inferred← citeshttps://doi.org/10.1145/2486159.2486175openalex-snapshot
Locality-aware task management for unstructured parallelism
inferred← citeshttps://doi.org/10.1145/3373376.3378498openalex-snapshot
Classifying Memory Access Patterns for Prefetching
inferred← citeshttps://doi.org/10.1145/3373376.3378532openalex-snapshot
DNNGuard: An Elastic Heterogeneous DNN Accelerator Architecture against Adversarial Attacks
inferred← citeshttps://doi.org/10.1145/3386263.3406900openalex-snapshot
SNEAP: A Fast and Efficient Toolchain for Mapping Large-Scale Spiking Neural Network onto NoC-based Neuromorphic Platform
inferred← citeshttps://doi.org/10.1145/3445814.3446741openalex-snapshot
Training for multi-resolution inference using reusable quantization terms
inferred← citeshttps://doi.org/10.1145/3445814.3446752openalex-snapshot
A hierarchical neural model of data prefetching
inferred← citeshttps://doi.org/10.1145/3474198.3478212openalex-snapshot
Cache Tag Array Fault Tolerance Method Based on Redundancy and Similarity of Adjacent Cache Line Tag Bits
inferred← citeshttps://doi.org/10.1145/3524129openalex-snapshot
PowerMorph: QoS-Aware Server Power Reshaping for Data Center Regulation Service
inferred← citeshttps://doi.org/10.1145/3577193.3593709openalex-snapshot
PAC: Preference-Aware Co-location Scheduling on Heterogeneous NUMA Architectures To Improve Resource Utilization
inferred← citeshttps://doi.org/10.1145/3579856.3590344openalex-snapshot
Implementing and Optimizing Matrix Triples with Homomorphic Encryption
inferred← citeshttps://doi.org/10.1145/3582016.3582046openalex-snapshot
Occamy: Elastically Sharing a SIMD Co-processor across Multiple CPU Cores
inferred← citeshttps://doi.org/10.1145/3676536.3698874openalex-snapshot
OpenSource Heterogeneous Chiplet-based Computing Architectures
inferred← citeshttps://doi.org/10.1364/prj.469556openalex-snapshot
16-channel photonic–electric co-designed silicon transmitter with ultra-low power consumption
inferred← citeshttps://doi.org/10.1520/jte20130182openalex-snapshot
Design and Evaluation of Efficient Router Architecture for Triplet-Based Network-on-Chip Topology
inferred← citeshttps://doi.org/10.2197/ipsjtsldm.8.51openalex-snapshot
Heterogeneous Multi-core Architectures
inferred← citeshttps://doi.org/10.26089/nummet.v23r102openalex-snapshot
A parallel program model for execution time estimation
inferred← citeshttps://doi.org/10.3389/feart.2023.1134523openalex-snapshot
Combination optimization of green energy supply in data center based on simulated annealing particle swarm optimization algorithm
inferred← citeshttps://doi.org/10.3389/fncom.2022.1004988openalex-snapshot
GAPCNN with HyPar: Global Average Pooling convolutional neural network with novel NNLU activation function and HYBRID parallelism
inferred← citeshttps://doi.org/10.3389/fnins.2022.937782openalex-snapshot
EnforceSNN: Enabling resilient and energy-efficient spiking neural network inference considering approximate DRAMs for embedded systems
inferred← citeshttps://doi.org/10.37099/mtu.dc.etdr/1076openalex-snapshot
Dynamic Dependency Collapsing
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.