On the public citation graph
Proceedings 12th International Conference on Parallel Architectures and Compilation Techniques - PACT 2003
0 signed · 125 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.1334openalex-snapshot
LC‐GRFA: global register file assignment with local consciousness for VLIW DSP processors with non‐uniform register files
inferred← citeshttps://doi.org/10.1002/cpe.1602openalex-snapshot
Dynamic scratch‐pad memory management with data pipelining for embedded systems
inferred← citeshttps://doi.org/10.1002/cpe.70170openalex-snapshot
Reconfigurable Domain‐Specific Architectures Based on Coarse‐Grained Operators in High‐Performance FPGAs
inferred← citeshttps://doi.org/10.1002/spe.774openalex-snapshot
Ablego: a function outlining and partial inlining framework
inferred← citeshttps://doi.org/10.1007/978-3-642-24669-2_6openalex-snapshot
Extending Synchronization Constructs in OpenMP to Exploit Pipeline Parallelism on Heterogeneous Multi-core
inferred← citeshttps://doi.org/10.1007/s10766-011-0172-7openalex-snapshot
The Performance Optimization of Threaded Prefetching for Linked Data Structures
inferred← citeshttps://doi.org/10.1007/s10766-012-0194-9openalex-snapshot
Estimating Effective Prefetch Distance in Threaded Prefetching for Linked Data Structures
inferred← citeshttps://doi.org/10.1007/s10766-014-0347-0openalex-snapshot
New Data Structures to Handle Speculative Parallelization at Runtime
inferred← citeshttps://doi.org/10.1007/s10766-016-0421-xopenalex-snapshot
Using the Xeon Phi Platform to Run Speculatively-Parallelized Codes
inferred← citeshttps://doi.org/10.1007/s11265-015-1051-zopenalex-snapshot
OpenDwarfs: Characterization of Dwarf-Based Benchmarks on Fixed and Reconfigurable Architectures
inferred← citeshttps://doi.org/10.1007/s11432-023-3898-5openalex-snapshot
Learning to represent code semantics
inferred← citeshttps://doi.org/10.1016/b978-0-12-800162-2.00002-6openalex-snapshot
Exploiting Hardware Monitoring in Software Engineering
inferred← citeshttps://doi.org/10.1016/bs.adcom.2017.04.004openalex-snapshot
Simple Operations in Memory to Reduce Data Movement
inferred← citeshttps://doi.org/10.1016/j.asoc.2015.03.042openalex-snapshot
3D model reconstruction using neural gas accelerated on GPU
inferred← citeshttps://doi.org/10.1016/j.buildenv.2025.113516openalex-snapshot
Integrating computational fluid dynamics (CFD) and machine learning to improve urban green infrastructure for heat mitigation and air quality: A systematic review
inferred← citeshttps://doi.org/10.1016/j.comgeo.2009.09.002openalex-snapshot
Exact join detection for convex polyhedra and other numerical abstractions
inferred← citeshttps://doi.org/10.1016/j.ic.2020.104620openalex-snapshot
PPLite: Zero-overhead encoding of NNC polyhedra
inferred← citeshttps://doi.org/10.1016/j.ijar.2013.08.003openalex-snapshot
A comparison of parallel large-scale knowledge acquisition using rough set theory on different MapReduce runtime systems
inferred← citeshttps://doi.org/10.1016/j.jcss.2014.02.006openalex-snapshot
A security framework in G-Hadoop for big data computing across distributed Cloud data centres
inferred← citeshttps://doi.org/10.1016/j.jpdc.2011.07.014openalex-snapshot
VForce: An environment for portable applications on high performance systems with accelerators
inferred← citeshttps://doi.org/10.1016/j.jpdc.2013.12.001openalex-snapshot
Exploiting multi-core nodes in peer-to-peer grids
inferred← citeshttps://doi.org/10.1016/j.jpdc.2017.02.004openalex-snapshot
Dynamic and discrete cache insertion policies for managing shared last level caches in large multicores
inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.04.004openalex-snapshot
Data-flow analysis and optimization for data coherence in heterogeneous architectures
inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.09.012openalex-snapshot
SIMD programming using Intel vector extensions
inferred← citeshttps://doi.org/10.1016/j.jpdc.2020.02.002openalex-snapshot
Scalable and energy efficient wireless inter chip interconnection fabrics using THz-band antennas
inferred← citeshttps://doi.org/10.1016/j.jss.2012.01.046openalex-snapshot
Profiling all paths: A new profiling technique for both cyclic and acyclic paths
inferred← citeshttps://doi.org/10.1016/j.jss.2014.06.058openalex-snapshot
Hybrid address spaces: A methodology for implementing scalable high-level programming models on non-coherent many-core architectures
inferred← citeshttps://doi.org/10.1016/j.micpro.2013.11.004openalex-snapshot
Packet triggered prediction based task migration for network-on-chip
inferred← citeshttps://doi.org/10.1016/j.micpro.2014.08.003openalex-snapshot
CRANarch: A feasible processor micro-architecture for Cloud Radio Access Network
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.01.003openalex-snapshot
Quantifying the performance and energy efficiency of advanced cache indexing for GPGPU computing
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.01.008openalex-snapshot
Accurate energy modeling for many-core static schedules with streaming applications
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.02.008openalex-snapshot
Pipelining data-dependent tasks in FPGA-based multicore architectures
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.06.007openalex-snapshot
ElCore: Dynamic elastic resource management and discovery for future large-scale manycore enabled distributed systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.03.011openalex-snapshot
Optimization-based power and thermal management for dark silicon aware 3D chip multiprocessors using heterogeneous cache hierarchy
inferred← citeshttps://doi.org/10.1016/j.parco.2012.11.003openalex-snapshot
Accurate prediction of the behavior of multithreaded applications in shared caches
inferred← citeshttps://doi.org/10.1016/j.parco.2013.11.003openalex-snapshot
CPU + GPU scheduling with asymptotic profiling
inferred← citeshttps://doi.org/10.1016/j.parco.2014.09.002openalex-snapshot
Derivation of optimal input parameters for minimizing execution time of matrix-based computations on a GPU
inferred← citeshttps://doi.org/10.1016/j.parco.2015.02.006openalex-snapshot
τ -Lop: Modeling performance of shared memory MPI
inferred← citeshttps://doi.org/10.1016/j.parco.2015.06.002openalex-snapshot
Improving last level shared cache performance through mobile insertion policies (MIP)
inferred← citeshttps://doi.org/10.1016/j.parco.2019.01.002openalex-snapshot
Load-balancing for load-imbalanced fine-grained linear pipelines
inferred← citeshttps://doi.org/10.1016/j.parco.2021.102871openalex-snapshot
Using long vector extensions for MPI reductions
inferred← citeshttps://doi.org/10.1016/j.procs.2013.05.446openalex-snapshot
An Optimization for MapReduce Frameworks in Multi-core Architectures
inferred← citeshttps://doi.org/10.1016/j.suscom.2014.07.004openalex-snapshot
TProf: An energy profiler for task-parallel programs
inferred← citeshttps://doi.org/10.1016/j.suscom.2017.10.015openalex-snapshot
Performance and energy metrics for multi-threaded applications on DVFS processors
inferred← citeshttps://doi.org/10.1016/j.suscom.2020.100379openalex-snapshot
A one-to-many traffic-oriented mm-wave wireless network-in-package interconnection architecture for multichip computing systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2012.11.005openalex-snapshot
An effective cache scheduling scheme for improving the performance in multi-threaded processors
inferred← citeshttps://doi.org/10.1016/j.sysarc.2015.10.003openalex-snapshot
A Distributed PTX Virtual Machine on Hybrid CPU/GPU Clusters
inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.05.007openalex-snapshot
Random test program generation for verification and validation of the Samsung Reconfigurable Processor
inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.07.010openalex-snapshot
Predicting performance in multi-core systems with shared reconfigurable accelerators
inferred← citeshttps://doi.org/10.1016/j.vlsi.2018.03.001openalex-snapshot
Self-Organized Sub-bank SHE-MRAM-based LLC: An energy-efficient and variation-immune read and write architecture
inferred← citeshttps://doi.org/10.1093/bib/bbab070openalex-snapshot
Parallel computing for genome sequence processing
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071128openalex-snapshot
Ah-Q: Quantifying and Handling the Interference within a Datacenter from a System Perspective
inferred← citeshttps://doi.org/10.1109/llvm-hpc56686.2022.00006openalex-snapshot
Reinforcement Learning assisted Loop Distribution for Locality and Vectorization
inferred← citeshttps://doi.org/10.1145/1324969.1324973openalex-snapshot
Data cache locking for tight timing calculations
inferred← citeshttps://doi.org/10.1145/1509864.1509867openalex-snapshot
Memory-level parallelism aware fetch policies for simultaneous multithreading processors
inferred← citeshttps://doi.org/10.1145/1534909.1534910openalex-snapshot
A mechanistic performance model for superscalar out-of-order processors
inferred← citeshttps://doi.org/10.1145/1582710.1582714openalex-snapshot
Exploring the limits of early register release
inferred← citeshttps://doi.org/10.1145/1693453.1693466openalex-snapshot
Leveraging parallel nesting in transactional memory
inferred← citeshttps://doi.org/10.1145/1837853.1693466openalex-snapshot
Leveraging parallel nesting in transactional memory
inferred← citeshttps://doi.org/10.1145/2043662.2043668openalex-snapshot
Compiler-Supported Thread Management for Multithreaded Network Processors
inferred← citeshttps://doi.org/10.1145/2187671.2187675openalex-snapshot
Recent thermal management techniques for microprocessors
inferred← citeshttps://doi.org/10.1145/2512470openalex-snapshot
A constraint programming approach for integrated spatial and temporal scheduling for clustered architectures
inferred← citeshttps://doi.org/10.1145/2541228.2555309openalex-snapshot
Beyond reuse distance analysis
inferred← citeshttps://doi.org/10.1145/2629677openalex-snapshot
An Evaluation of High-Level Mechanistic Core Models
inferred← citeshttps://doi.org/10.1145/2786805.2786811openalex-snapshot
Staged program repair with condition synthesis
inferred← citeshttps://doi.org/10.1145/2886101openalex-snapshot
A Compiler Approach for Exploiting Partial SIMD Parallelism
inferred← citeshttps://doi.org/10.1145/3078597.3078617openalex-snapshot
Towards a More Complete Understanding of SDC Propagation
inferred← citeshttps://doi.org/10.1145/3132618openalex-snapshot
A Stepwise Auto-Profiling Method for Performance Optimization of Streaming Applications
inferred← citeshttps://doi.org/10.1145/3192366.3192391openalex-snapshot
Heartbeat scheduling: provable efficiency for nested parallelism
inferred← citeshttps://doi.org/10.1145/3197978openalex-snapshot
A Survey on Compiler Autotuning using Machine Learning
inferred← citeshttps://doi.org/10.1145/3243176.3243212openalex-snapshot
Hybrid optimization/heuristic instruction scheduling for programmable accelerator codesign
inferred← citeshttps://doi.org/10.1145/3296979.3192391openalex-snapshot
Heartbeat scheduling: provable efficiency for nested parallelism
inferred← citeshttps://doi.org/10.1145/3307411openalex-snapshot
Efficient and Scalable Execution of Fine-Grained Dynamic Linear Pipelines
inferred← citeshttps://doi.org/10.1145/3307651openalex-snapshot
Enhancing Speculative Execution With Selective Approximate Computing
inferred← citeshttps://doi.org/10.1145/3310332openalex-snapshot
Efficient Data Supply for Parallel Heterogeneous Architectures
inferred← citeshttps://doi.org/10.1145/3330152openalex-snapshot
Thread Batching for High-performance Energy-efficient GPU Memory Design
inferred← citeshttps://doi.org/10.1145/3345558openalex-snapshot
Optimizing Remote Communication in X10
inferred← citeshttps://doi.org/10.1145/3363815openalex-snapshot
Chunking for Dynamic Linear Pipelines
inferred← citeshttps://doi.org/10.1145/3371236openalex-snapshot
Compiler-support for Critical Data Persistence in NVM
inferred← citeshttps://doi.org/10.1145/3372266openalex-snapshot
Declarative Loop Tactics for Domain-specific Optimization
inferred← citeshttps://doi.org/10.1145/3398189openalex-snapshot
A Locality Optimizer for Loop-dominated Applications Based on Reuse Distance Analysis
inferred← citeshttps://doi.org/10.1145/3410463.3414637openalex-snapshot
Bandwidth-Aware Loop Tiling for DMA-Supported Scratchpad Memory
inferred← citeshttps://doi.org/10.1145/3431803openalex-snapshot
Reliability-aware Garbage Collection for Hybrid HBM-DRAM Memories
inferred← citeshttps://doi.org/10.1145/3444750openalex-snapshot
Dynamically Adapting Page Migration Policies Based on Applications’ Memory Access Behaviors
inferred← citeshttps://doi.org/10.1145/3447240openalex-snapshot
A Survey of Field-based Testing Techniques
inferred← citeshttps://doi.org/10.1145/3457388.3458660openalex-snapshot
Dynamic row activation mechanism for multi-core systems
inferred← citeshttps://doi.org/10.1145/3457388.3458668openalex-snapshot
A methodology and framework for software memoization of functions
inferred← citeshttps://doi.org/10.1145/3567955.3567956openalex-snapshot
DecoMine: A Compilation-Based Graph Pattern Mining System with Pattern Decomposition
inferred← citeshttps://doi.org/10.1145/3575757.3593651openalex-snapshot
Minimizing Cache Usage for Real-time Systems
inferred← citeshttps://doi.org/10.1145/3593055openalex-snapshot
Jointly Optimizing Job Assignment and Resource Partitioning for Improving System Throughput in Cloud Datacenters
inferred← citeshttps://doi.org/10.1145/3603113openalex-snapshot
MPU: Memory-centric SIMT Processor via In-DRAM Near-bank Computing
inferred← citeshttps://doi.org/10.1145/3632952openalex-snapshot
Abakus: Accelerating k -mer Counting with Storage Technology
inferred← citeshttps://doi.org/10.1145/3639315openalex-snapshot
A Comprehensive Survey and Experimental Study of Subgraph Matching: Trends, Unbiasedness, and Interaction
inferred← citeshttps://doi.org/10.1145/3653020openalex-snapshot
Cerberus: Triple Mode Acceleration of Sparse Matrix and Vector Multiplication
inferred← citeshttps://doi.org/10.1145/3720506openalex-snapshot
Compressed and Parallelized Structured Tensor Algebra
inferred← citeshttps://doi.org/10.1145/3721465.3721862openalex-snapshot
Understanding Sidecars in Cloud Orchestration
inferred← citeshttps://doi.org/10.1177/0142331217715064openalex-snapshot
Control-theoretic adaptive cache-fair scheduling of chip multiprocessor systems
inferred← citeshttps://doi.org/10.1177/1094342007078442openalex-snapshot
Parallel Programmability and the Chapel Language
inferred← citeshttps://doi.org/10.14778/3696435.3696437openalex-snapshot
CUTTANA: Scalable Graph Partitioning for Faster Distributed Graph Databases and Analytics
inferred← citeshttps://doi.org/10.14778/3749646.3749659openalex-snapshot
Efficient Graph Data Access for Out-of-Memory GPU Streaming Graph Processing
inferred← citeshttps://doi.org/10.26689/jera.v8i2.6323openalex-snapshot
Time Predictable Modeling Method for GPU Architecture with SIMT and Cache Miss Awareness
inferred← citeshttps://doi.org/10.3390/app14020513openalex-snapshot
Cross-Feature Transfer Learning for Efficient Tensor Program Generation
inferred← citeshttps://doi.org/10.37099/mtu.dc.etdr/589openalex-snapshot
Mitigating the Effect of Misspeculations in Superscalar Processors
inferred← citeshttps://doi.org/10.3929/ethz-b-000509880openalex-snapshot
Domain-Specific Multi-Level IR Rewriting for GPU: The Open Earth Compiler for GPU-accelerated Climate Simulation
inferred← citeshttps://doi.org/10.4304/jcp.8.1.18-26openalex-snapshot
Using A Runtime to Overcome The Pathologies in Hardware Transactional Memory Systems
inferred← citeshttps://doi.org/10.4304/jcp.9.10.2461-2466openalex-snapshot
An ILP-based DMA Data Transmission Optimization Algorithm for MPSoC
inferred← citeshttps://doi.org/10.47749/t/unicamp.2017.984216openalex-snapshot
Data coherence analysis and optimization
inferred← citeshttps://doi.org/10.5821/dissertation-2117-94424openalex-snapshot
Optimizing programming models for massively parallel computers
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.