On the public citation graph
IA^3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems
0 signed · 63 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/bf01088806openalex-snapshot
Allocating fixed-priority periodic tasks on multiprocessor systems
inferredcites →https://doi.org/10.1007/s11241-010-9106-5openalex-snapshot
Improved priority assignment for global fixed priority pre-emptive scheduling in multiprocessor real-time systems
inferredcites →https://doi.org/10.1109/12.477248openalex-snapshot
New strategies for assigning real-time tasks to multiprocessor systems
inferredcites →https://doi.org/10.1109/date.2010.5456952openalex-snapshot
Worst case delay analysis for memory interference in multicore systems
inferredcites →https://doi.org/10.1109/ecrts.2005.26openalex-snapshot
Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay
inferredcites →https://doi.org/10.1109/les.2010.2041634openalex-snapshot
An Analyzable Memory Controller for Hard Real-Time CMPs
inferredcites →https://doi.org/10.1109/mm.2009.74openalex-snapshot
A Benchmark Characterization of the EEMBC Benchmark Suite
inferredcites →https://doi.org/10.1109/real.1991.160366openalex-snapshot
On non-preemptive scheduling of period and sporadic tasks
inferredcites →https://doi.org/10.1109/real.2002.1181569openalex-snapshot
Soft real-time scheduling on simultaneous multithreaded processors
inferredcites →https://doi.org/10.1109/rtas.2006.29openalex-snapshot
METERG: Measurement-Based End-to-End Performance Estimation Technique in QoS-Capable Multiprocessors
inferredcites →https://doi.org/10.1109/rtas.2006.35openalex-snapshot
Real-Time Scheduling on Multicore Platforms
inferredcites →https://doi.org/10.1109/rtcsa.2006.31openalex-snapshot
Extended U-Link Scheduling to Increase the Execution Efficiency for SMT Real-Time Systems
inferredcites →https://doi.org/10.1109/rtss.2008.24openalex-snapshot
Extending a Task Allocation Algorithm for Graceful Degradation of Real-Time Distributed Embedded Systems
inferredcites →https://doi.org/10.1109/rtss.2009.31openalex-snapshot
Priority Assignment for Global Fixed Priority Pre-Emptive Scheduling in Multiprocessor Real-Time Systems
inferredcites →https://doi.org/10.1145/1555754.1555764openalex-snapshot
Hardware support for WCET analysis of hard real-time multicore systems
inferredcites →https://doi.org/10.1145/1978802.1978814openalex-snapshot
A survey of hard real-time scheduling for multiprocessor systems
inferredcites →https://doi.org/10.1287/opre.26.1.127openalex-snapshot
On a Real-Time Scheduling Problem
inferredcites →https://doi.org/10.18130/v32x9nopenalex-snapshot
Tight Performance Bounds of Heuristics for a Real-Time Scheduling Problem
inferredcites →https://doi.org/10.3233/emc-2005-00052openalex-snapshot
Adapting Pfair scheduling for symmetric multiprocessors
inferredcites →https://doi.org/10.5555/1870926.1871105openalex-snapshot
Worst case delay analysis for memory interference in multicore systems
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.2139/ssrn.4577589openalex-extracted
Lag-Based Analysis for Preemptive Global Edf Scheduling with Dynamic Cache Allocation
inferred← citeshttps://doi.org/10.1007/978-3-319-03859-9_38openalex-snapshot
Interference-Aware Program Scheduling for Multicore Processors
inferred← citeshttps://doi.org/10.1007/978-981-10-2630-0_3openalex-snapshot
An Efficient Dynamic Scheduling of Tasks for Multicore Real-Time Systems
inferred← citeshttps://doi.org/10.1007/s11241-016-9248-1openalex-snapshot
Bounding and reducing memory interference in COTS-based multi-core systems
inferred← citeshttps://doi.org/10.1007/s11241-017-9285-4openalex-snapshot
An extensible framework for multicore response time analysis
inferred← citeshttps://doi.org/10.1007/s11241-022-09377-8openalex-snapshot
A framework for multi-core schedulability analysis accounting for resource stress and sensitivity
inferred← citeshttps://doi.org/10.1007/s11241-024-09423-7openalex-snapshot
Minimizing cache usage with fixed-priority and earliest deadline first scheduling
inferred← citeshttps://doi.org/10.1016/j.jpdc.2020.01.001openalex-snapshot
PMSMC: Priority-based Multi-requestor Scheduler for Embedded System Memory Controller
inferred← citeshttps://doi.org/10.1109/access.2019.2939859openalex-snapshot
Cache-Aware Real-Time Virtualization for Clustered Multi-Core Platforms
inferred← citeshttps://doi.org/10.1109/dasc.2016.7777952openalex-snapshot
Improved resource efficient allocation of IMA applications to multi-cores
inferred← citeshttps://doi.org/10.1109/dsd.2015.71openalex-snapshot
CAP: Communication-Aware Allocation Algorithm for Real-Time Parallel Applications on Many-Cores
inferred← citeshttps://doi.org/10.1109/ecrts.2013.19openalex-snapshot
A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2013.26openalex-snapshot
Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms
inferred← citeshttps://doi.org/10.1109/ecrts.2015.14openalex-snapshot
Integration of Cache Partitioning and Preemption Threshold Scheduling to Improve Schedulability of Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/fit47737.2019.00067openalex-snapshot
Server Based Task Allocation to Reduce Inter-Task Memory Interference in Multicore Systems
inferred← citeshttps://doi.org/10.1109/hite68444.2025.11364006openalex-snapshot
WACE-SCAS: A Static-Dynamic Framework for Interference Aware Scheduling in Asymmetric Multicores
inferred← citeshttps://doi.org/10.1109/iccd.2015.7357169openalex-snapshot
Cache allocation for fixed-priority real-time scheduling on multi-core platforms
inferred← citeshttps://doi.org/10.1109/icites59818.2023.10356887openalex-snapshot
DRL-based Task Scheduling and Shared Resource Allocation for Multi-Core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/isorc.2015.43openalex-snapshot
Seeking Time-Composable Partitions of Tasks for COTS Multicore Processors
inferred← citeshttps://doi.org/10.1109/paap.2015.36openalex-snapshot
WCET-Aware Task Assignment and Cache Partitioning for WCRT Minimization on Multi-core Systems
inferred← citeshttps://doi.org/10.1109/rtas.2016.7461322openalex-snapshot
Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation
inferred← citeshttps://doi.org/10.1109/rtcsa58653.2023.00022openalex-snapshot
LAG-Based Analysis for Preemptive Global Scheduling with Dynamic Cache Allocation
inferred← citeshttps://doi.org/10.1109/rtss52674.2021.00017openalex-snapshot
Addressing Multi-core Timing Interference using Co-Runner Locking
inferred← citeshttps://doi.org/10.1109/rtss59052.2023.00028openalex-snapshot
Co-Optimizing Cache Partitioning and Multi-Core Task Scheduling: Exploit Cache Sensitivity or Not?
inferred← citeshttps://doi.org/10.1145/2038617.2038624openalex-snapshot
Exploiting intra-task slack time of load operations for DVFS in hard real-time multi-core systems
inferred← citeshttps://doi.org/10.1145/2380403.2380434openalex-snapshot
Static task partitioning for locked caches in multi-core real-time systems
inferred← citeshttps://doi.org/10.1145/2442116.2442129openalex-snapshot
A hard real-time capable multi-core SMT processor
inferred← citeshttps://doi.org/10.1145/2560033openalex-snapshot
Building timing predictable embedded systems
inferred← citeshttps://doi.org/10.1145/2638557openalex-snapshot
Static Task Partitioning for Locked Caches in Multicore Real-Time Systems
inferred← citeshttps://doi.org/10.1145/2950057openalex-snapshot
Cache-Partitioned Preemption Threshold Scheduling
inferred← citeshttps://doi.org/10.1145/2968478.2968480openalex-snapshot
Real-time cache management for multi-core virtualization
inferred← citeshttps://doi.org/10.1145/3092946openalex-snapshot
Predictable Shared Cache Management for Multi-Core Real-Time Virtualization
inferred← citeshttps://doi.org/10.1145/3323212openalex-snapshot
A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
inferred← citeshttps://doi.org/10.1145/3519941.3535067openalex-snapshot
TCPS: a task and cache-aware partitioned scheduler for hard real-time multi-core systems
inferred← citeshttps://doi.org/10.1145/3534879.3534883openalex-snapshot
Mixed Criticality on Multi-cores Accounting for Resource Stress and Resource Sensitivity
inferred← citeshttps://doi.org/10.25148/etd.fidc004092openalex-snapshot
Memory-Aware Scheduling for Fixed Priority Hard Real-Time Computing Systems
inferred← citeshttps://doi.org/10.4230/oasics.wcet.2014.31openalex-snapshot
Contention in Multicore Hardware Shared Resources: Understanding of the State of the Art
inferred← citeshttps://doi.org/10.5821/dissertation-2117-118782openalex-snapshot
A time-predictable many-core processor design for critical real-time embedded systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-125025openalex-snapshot
Enhancing timing analysis for COTS multicores for safety-related industry : a software approach
inferred← citeshttps://doi.org/10.70675/3899fab7za569z4864zbe63z7e00f898c6b0openalex-snapshot
Modular Avionics Software Integration on Multi-Core COTS : certification-Compliant Methodology and Timing Analysis Metrics for Legacy Software Reuse in Modern Aerospace Systems
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.