On the public citation graph
Real-Time Scheduling on Multicore Platforms
0 signed · 133 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4615-5041-9_2openalex-snapshot
An Open Environment for Real-Time Applications
inferredcites →https://doi.org/10.1007/bf01940883openalex-snapshot
Proportionate Progress: A Notion of Fairness in Resource Allocation
inferredcites →https://doi.org/10.1007/s005300050023openalex-snapshot
Metropolitan area video-on-demand service using pyramid broadcasting
inferredcites →https://doi.org/10.1007/s11265-005-6650-7openalex-snapshot
Memory Performance Optimizations For Real-Time Software HDTV Decoding
inferredcites →https://doi.org/10.1016/j.jcss.2003.08.002openalex-snapshot
Mixed Pfair/ERfair scheduling of asynchronous periodic tasks
inferredcites →https://doi.org/10.1023/a:1008094905565openalex-snapshot
An Open Environment for Real-Time Applications
inferredcites →https://doi.org/10.1109/emrts.2000.853990openalex-snapshot
Early-release fair scheduling
inferredcites →https://doi.org/10.1109/ipdps.2004.1303076openalex-snapshot
Pfair scheduling of periodic tasks with allocation constraints on multiple processors
inferredcites →https://doi.org/10.1109/ispass.2004.1291352openalex-snapshot
StatCache: A probabilistic approach to efficient and accurate data locality analysis
inferredcites →https://doi.org/10.1109/pact.2004.1342546openalex-snapshot
Fair cache sharing and partitioning in a chip multiprocessor architecture
inferredcites →https://doi.org/10.1109/real.1999.818857openalex-snapshot
Pfair scheduling of fixed and migrating periodic tasks on multiple resources
inferredcites →https://doi.org/10.1109/real.2001.990612openalex-snapshot
Guaranteeing Pfair supertasks by reweighting
inferredcites →https://doi.org/10.1109/real.2002.1181569openalex-snapshot
Soft real-time scheduling on simultaneous multithreaded processors
inferredcites →https://doi.org/10.1109/real.2003.1253263openalex-snapshot
Data caches in multitasking hard real-time systems
inferredcites →https://doi.org/10.1109/rtcsa.2000.896405openalex-snapshot
Pfair scheduling: beyond periodic task systems
inferredcites →https://doi.org/10.1145/509907.509938openalex-snapshot
Optimal rate-based scheduling on multiprocessors
inferredcites →https://doi.org/10.1145/511334.511343openalex-snapshot
Symbiotic jobscheduling with priorities for a simultaneous multithreading processor
inferredcites →https://doi.org/10.5555/1025127.1026001openalex-snapshot
Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.3187openalex-snapshot
The case for colocation of high performance computing workloads
inferred← citeshttps://doi.org/10.1007/978-3-032-28079-4_11openalex-snapshot
Multicore Scheduling for Large Safety-Critical Applications: Beyond Single-Core Equivalence
inferred← citeshttps://doi.org/10.1007/978-3-319-11457-6_3openalex-snapshot
Simulation of Real-Time Multiprocessor Scheduling Using DES
inferred← citeshttps://doi.org/10.1007/978-3-319-27198-9_4openalex-snapshot
Analyzing Preemptive Global Scheduling
inferred← citeshttps://doi.org/10.1007/978-3-319-27198-9_7openalex-snapshot
Parametric Utilization Bounds
inferred← citeshttps://doi.org/10.1007/978-3-642-20499-9_16openalex-snapshot
Improving CPU Performance and Equalizing Power Consumption for Multicore Processors in Agent Based Process Scheduling
inferred← citeshttps://doi.org/10.1007/978-981-10-2471-9_8openalex-snapshot
Generalized Approach to Enhance the Shared Cache Performance in Multicore Platform
inferred← citeshttps://doi.org/10.1007/978-981-10-8797-4_40openalex-snapshot
Empirical Evaluation of a Real-Time Task Priority Procedure on Small/Medium-Scale Multi-core Systems
inferred← citeshttps://doi.org/10.1007/s11241-009-9073-xopenalex-snapshot
Optimal virtual cluster-based multiprocessor scheduling
inferred← citeshttps://doi.org/10.1007/s11241-009-9076-7openalex-snapshot
A hierarchical multiprocessor bandwidth reservation scheme with timing guarantees
inferred← citeshttps://doi.org/10.1007/s11241-011-9114-0openalex-snapshot
Preemption-light multiprocessor scheduling of sporadic tasks with high utilisation bound
inferred← citeshttps://doi.org/10.1007/s11241-012-9158-9openalex-snapshot
Memory-centric scheduling for multicore hard real-time systems
inferred← citeshttps://doi.org/10.1007/s11241-013-9183-3openalex-snapshot
Implementation and evaluation of global and partitioned scheduling in a real-time OS
inferred← citeshttps://doi.org/10.1007/s11554-011-0195-8openalex-snapshot
Task complexity analysis and QoS management for mapping dynamic video-processing tasks on a multi-core platform
inferred← citeshttps://doi.org/10.1016/j.egypro.2011.10.341openalex-snapshot
A Multicore Scheduling Algorithm Considering Cache Warm-Up Overheads
inferred← citeshttps://doi.org/10.1016/j.future.2014.08.012openalex-snapshot
Multiuser-centered resource scheduling for collaborative display wall environments
inferred← citeshttps://doi.org/10.1016/j.sysarc.2018.07.007openalex-snapshot
Scheduling computation and communication on a software-defined photonic Network-on-Chip architecture for high-performance real-time systems
inferred← citeshttps://doi.org/10.1049/iet-cta.2009.0260openalex-snapshot
Feedback process scheduling with simple discrete-time control structures
inferred← citeshttps://doi.org/10.1109/aspdac.2013.6509688openalex-snapshot
Shared cache aware task mapping for WCRT minimization
inferred← citeshttps://doi.org/10.1109/cca.2015.7320760openalex-snapshot
A control-theoretical approach to thread scheduling for multicore processors
inferred← citeshttps://doi.org/10.1109/ccgrid.2014.23openalex-snapshot
Runtime Adaptation for Autonomic Heterogeneous Computing
inferred← citeshttps://doi.org/10.1109/csae.2011.5952455openalex-snapshot
Static analysis of run-time inter-thread interferences in shared cache multi-core architectures based on instruction fetching timing
inferred← citeshttps://doi.org/10.1109/cyberc.2011.61openalex-snapshot
Improving the Task Stealing in Intel Threading Building Blocks
inferred← citeshttps://doi.org/10.1109/dsd.2012.39openalex-snapshot
Cyber-Physical Systems Design for Electric Vehicles
inferred← citeshttps://doi.org/10.1109/ecrts.2008.10openalex-snapshot
Cache-Aware Real-Time Scheduling on Multicore Platforms: Heuristics and a Case Study
inferred← citeshttps://doi.org/10.1109/ecrts.2008.22openalex-snapshot
A Hierarchical Multiprocessor Bandwidth Reservation Scheme with Timing Guarantees
inferred← citeshttps://doi.org/10.1109/ecrts.2008.28openalex-snapshot
Hierarchical Scheduling Framework for Virtual Clustering of Multiprocessors
inferred← citeshttps://doi.org/10.1109/ecrts.2009.26openalex-snapshot
Approximate Bandwidth Allocation for Compositional Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2009.33openalex-snapshot
Partitioned Fixed-Priority Preemptive Scheduling for Multi-core Processors
inferred← citeshttps://doi.org/10.1109/ecrts.2011.18openalex-snapshot
Cache-Aware Utilization Control for Energy Efficiency in Multi-Core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/estimedia.2011.6088520openalex-snapshot
Evaluation of scheduling heuristics for jitter reduction of real-time streaming applications on multi-core general purpose hardware
inferred← citeshttps://doi.org/10.1109/estmed.2009.5336827openalex-snapshot
QoS management of dynamic video tasks by task splitting and skipping
inferred← citeshttps://doi.org/10.1109/hpcc-css-icess.2015.232openalex-snapshot
Automatic Parallelization of Simulink Models for Multi-core Architectures
inferred← citeshttps://doi.org/10.1109/hpcc.2014.105openalex-snapshot
On Cache-Aware Task Partitioning for Multicore Embedded Real-Time Systems
inferred← citeshttps://doi.org/10.1109/hpcc.and.euc.2013.293openalex-snapshot
A Cross-Domain System Architecture for Embedded Hard Real-Time Many-Core Systems
inferred← citeshttps://doi.org/10.1109/icacte.2010.5579213openalex-snapshot
Reducing cache contention in a multi-core processor via a scheduler
inferred← citeshttps://doi.org/10.1109/icbnmt.2010.5705081openalex-snapshot
Research of dpi optimization on multi-core platform
inferred← citeshttps://doi.org/10.1109/iccad.2008.4681594openalex-snapshot
Power supply noise aware workload assignment for multi-core systems
inferred← citeshttps://doi.org/10.1109/iccd.2011.6081429openalex-snapshot
CPACT - The conditional parameter adjustment cache tuner for dual-core architectures
inferred← citeshttps://doi.org/10.1109/icebe.2006.88openalex-snapshot
Service Monitoring and Management on Multicore Platforms
inferred← citeshttps://doi.org/10.1109/icedss.2017.8073667openalex-snapshot
Dynamic clustered hierarchical real time task assignment & resource management for IoT based smart human organ transplantation system
inferred← citeshttps://doi.org/10.1109/icfcc.2010.5497491openalex-snapshot
An integrated resource allocation algorithm for CPU intensive and I/O intensive jobs in multi-core cluster
inferred← citeshttps://doi.org/10.1109/infocom59046.2026.11680045openalex-snapshot
Jiao: Bridging Isolation and Customization in Mixed Criticality Robotics
inferred← citeshttps://doi.org/10.1109/isecs.2009.161openalex-snapshot
Task Scheduling of Real-time Systems on Multi-Core Architectures
inferred← citeshttps://doi.org/10.1109/isorc.2011.35openalex-snapshot
Multicore-Aware Code Positioning to Improve Worst-Case Performance
inferred← citeshttps://doi.org/10.1109/isorc.2013.6913241openalex-snapshot
Hierarchical real-time scheduling in the multi-core era — An overview
inferred← citeshttps://doi.org/10.1109/isqed.2013.6523676openalex-snapshot
On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors
inferred← citeshttps://doi.org/10.1109/latw.2018.8349682openalex-snapshot
Design and test of the RT-NKE task scheduling algorithm for multicore architectures
inferred← citeshttps://doi.org/10.1109/m2vip58386.2023.10413399openalex-snapshot
Requirements and Challenges in the Configuration of a Real-Time Node for OPC UA Publish-Subscribe Communication
inferred← citeshttps://doi.org/10.1109/micro.2014.34openalex-snapshot
Compiler Support for Optimizing Memory Bank-Level Parallelism
inferred← citeshttps://doi.org/10.1109/paap.2011.68openalex-snapshot
A Shared Cache-Aware Hybrid Real-Time Scheduling on Multicore Platform with Hierarchical Cache
inferred← citeshttps://doi.org/10.1109/rtas.2008.6openalex-snapshot
WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches
inferred← citeshttps://doi.org/10.1109/rtas.2011.34openalex-snapshot
IA^3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtas.2016.7461322openalex-snapshot
Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation
inferred← citeshttps://doi.org/10.1109/rtcsa.2009.55openalex-snapshot
Accurately Estimating Worst-Case Execution Time for Multi-core Processors with Shared Direct-Mapped Instruction Caches
inferred← citeshttps://doi.org/10.1109/rtcsa.2010.49openalex-snapshot
Time-Predictable L2 Cache Design for High-Performance Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtcsa.2011.65openalex-snapshot
Utilization-Controlled Task Consolidation for Power Optimization in Multi-core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtcsa.2012.48openalex-snapshot
Memory-Aware Scheduling of Multicore Task Sets for Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtss.2006.32openalex-snapshot
Parallel Real-Time Task Scheduling on Multicore Platforms
inferred← citeshttps://doi.org/10.1109/rtss.2009.16openalex-snapshot
Preemption-Light Multiprocessor Scheduling of Sporadic Tasks with High Utilisation Bound
inferred← citeshttps://doi.org/10.1109/sc.2008.5219748openalex-snapshot
Asymmetric interactions in symmetric multi-core systems: Analysis, enhancements and evaluation
inferred← citeshttps://doi.org/10.1109/sies.2014.7092977openalex-snapshot
Simulation of real-time scheduling with various execution time models
inferred← citeshttps://doi.org/10.1109/smc58881.2025.11342557openalex-snapshot
Memory-Priority Scheduling for Digital Simulation Model of Security and Stability Control Systems on a Multi-core System
inferred← citeshttps://doi.org/10.1109/tc.2015.2500572openalex-snapshot
Global Real-Time Memory-Centric Scheduling for Multicore Systems
inferred← citeshttps://doi.org/10.1109/tmc.2013.109openalex-snapshot
Real-Time Scheduling for Xen-ARM Virtual Machines
inferred← citeshttps://doi.org/10.1109/tvlsi.2010.2080694openalex-snapshot
Power Delivery for Multicore Systems
inferred← citeshttps://doi.org/10.1109/vdat.2010.5496710openalex-snapshot
Cache-aware task scheduling on multi-core architecture
inferred← citeshttps://doi.org/10.1109/wcica.2016.7578492openalex-snapshot
A mixed parameter scheduling algorithm of node operating system in CPS
inferred← citeshttps://doi.org/10.1145/1279711.1279713openalex-snapshot
Parallel task scheduling on multicore platforms
inferred← citeshttps://doi.org/10.1145/1391469.1391545openalex-snapshot
Exploring locking & partitioning for predictable shared caches on multi-cores
inferred← citeshttps://doi.org/10.1145/1542452.1542464openalex-snapshot
Push-assisted migration of real-time tasks in multi-core processors
inferred← citeshttps://doi.org/10.1145/1543136.1542464openalex-snapshot
Push-assisted migration of real-time tasks in multi-core processors
inferred← citeshttps://doi.org/10.1145/1629335.1629369openalex-snapshot
Cache-aware scheduling and analysis for multicores
inferred← citeshttps://doi.org/10.1145/1629911.1630129openalex-snapshot
Dynamic thread and data mapping for NoC based CMPs
inferred← citeshttps://doi.org/10.1145/1739025.1739029openalex-snapshot
Multicore-aware hybrid code positioning to reduce worst-case execution time
inferred← citeshttps://doi.org/10.1145/1900008.1900148openalex-snapshot
Improving the static real-time scheduling on multicore processors by reducing worst-case inter-thread cache interferences
inferred← citeshttps://doi.org/10.1145/1967677.1967696openalex-snapshot
Predictable task migration for locked caches in multi-core systems
inferred← citeshttps://doi.org/10.1145/2016603.1967696openalex-snapshot
Predictable task migration for locked caches in multi-core systems
inferred← citeshttps://doi.org/10.1145/2380403.2380434openalex-snapshot
Static task partitioning for locked caches in multi-core real-time systems
inferred← citeshttps://doi.org/10.1145/2638557openalex-snapshot
Static Task Partitioning for Locked Caches in Multicore Real-Time Systems
inferred← citeshttps://doi.org/10.1145/2980258.2980460openalex-snapshot
Task Reprocessing on Real-Time Multicore Systems
inferred← citeshttps://doi.org/10.1145/3323212openalex-snapshot
A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
inferred← citeshttps://doi.org/10.14201/adcaij2021102137156openalex-snapshot
Cluster Based Real Time Scheduling for Distributed System
inferred← citeshttps://doi.org/10.14569/ijacsa.2014.050920openalex-snapshot
Reducing Shared Cache Misses via dynamic Grouping and Scheduling on Multicores
inferred← citeshttps://doi.org/10.17615/dser-n107openalex-snapshot
On the design and implementation of a cache-aware soft real-time scheduler for multicore platforms
inferred← citeshttps://doi.org/10.18178/ijiee.2016.6.2.598openalex-snapshot
Cache-Aware Cooperative Task Mapping in Multi-core Real-Time Systems
inferred← citeshttps://doi.org/10.21236/ada487573openalex-snapshot
Results of SEI Independent Research and Development Projects
inferred← citeshttps://doi.org/10.21236/ada491814openalex-snapshot
Results of SEI Independent Research and Development Projects
inferred← citeshttps://doi.org/10.26083/tuprints-00001224openalex-snapshot
Dependability Driven System Level Co-Design and Optimization of Embedded Systems
inferred← citeshttps://doi.org/10.32657/10356/61727openalex-snapshot
Optimization and scheduling of applications in a heterogeneous CPU-GPU environment
inferred← citeshttps://doi.org/10.3990/1.9789036545693openalex-snapshot
Analysis and optimization techniques for real-time streaming image processing software on general purpose systems
inferred← citeshttps://doi.org/10.4304/jsw.5.9.958-965openalex-snapshot
A Hybrid Real-Time Scheduling Approach on Multi-Core Architectures
inferred← citeshttps://doi.org/10.48550/arxiv.1001.3716openalex-snapshot
A Multicore Processor based Real-Time System for Automobile management application
inferred← citeshttps://doi.org/10.48550/arxiv.1312.4509openalex-snapshot
Cache-aware static scheduling for hard real-time multicore systems based on communication affinities
inferred← citeshttps://doi.org/10.48550/arxiv.1603.09274openalex-snapshot
A Survey on Hardware and Software Support for Thread Level Parallelism
inferred← citeshttps://doi.org/10.48550/arxiv.2101.09359openalex-snapshot
Load-Balancing for Improving User Responsiveness on Multicore Embedded Systems
inferred← citeshttps://doi.org/10.5120/ijca2019919077openalex-snapshot
Cache Friendly and Capacity Conscious Scheduling in Multi-core Systems
inferred← citeshttps://doi.org/10.5220/0004455200050014openalex-snapshot
Simulation of Real-time Multiprocessor Scheduling with Overheads
inferred← citeshttps://doi.org/10.5445/ir/1000015825openalex-snapshot
Task Activity Vectors: A Novel Metric for Temperature-Aware and Energy-Efficient Scheduling
inferred← citeshttps://doi.org/10.5555/1413370.1413388openalex-snapshot
Asymmetric interactions in symmetric multi-core systems: analysis, enhancements and evaluation
inferred← citeshttps://doi.org/10.5555/1509456.1509534openalex-snapshot
Power supply noise aware workload assignment for multi-core systems
inferred← citeshttps://doi.org/10.5555/2064809.2064811openalex-snapshot
Agent based load balancing scheme using affinity processor scheduling for multicore architectures
inferred← citeshttps://doi.org/10.5626/jcse.2011.5.1.001openalex-snapshot
Bounding Worst-Case Performance for Multi-Core Processors with Shared L2 Instruction Caches
inferred← citeshttps://doi.org/10.5626/jcse.2011.5.2.131openalex-snapshot
An Interference Matrix Based Approach to Bounding Worst-Case Inter-Thread Cache Interferences and WCET for Multi-Core Processors
inferred← citeshttps://doi.org/10.5626/jcse.2012.6.4.267openalex-snapshot
Static Timing Analysis of Shared Caches for Multicore Processors
inferred← citeshttps://doi.org/10.5626/jcse.2013.7.1.67openalex-snapshot
Multicore Real-Time Scheduling to Reduce Inter-Thread Cache Interferences
inferred← citeshttps://doi.org/10.5821/dissertation-2117-94490openalex-snapshot
A Multi-core processor for hard real-time systems
inferred← citeshttps://doi.org/10.6092/unibo/amsdottorato/4591openalex-snapshot
Cache-aware development of high integrity real-time systems
inferred← citeshttps://doi.org/10.70675/3899fab7za569z4864zbe63z7e00f898c6b0openalex-snapshot
Modular Avionics Software Integration on Multi-Core COTS : certification-Compliant Methodology and Timing Analysis Metrics for Legacy Software Reuse in Modern Aerospace Systems
inferred← citeshttps://doi.org/10.70675/82225956z8862z4aeaz85f3z3f6eb0f5ac10openalex-snapshot
Etude et évaluation de politiques d'ordonnancement temps réel multiprocesseur
inferred← citeshttps://doi.org/10.70675/c9160f50zfe32z4ee5z8137zdd2af3b6ed86openalex-snapshot
Thread scheduling in multi-core operating systems : how to understand, improve and fix your scheduler
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.