On the public citation graph

Exploiting Page Correlations for Write Buffering in Page-Mapping Multichannel SSDs

https://doi.org/10.1145/2815622
0 signed · 46 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/hpca.2011.5749735openalex-snapshot
Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing
inferredcites →https://doi.org/10.1109/hpcc.2014.108openalex-snapshot
A Locality-Preserving Write Buffer Design for Page-Mapping Multichannel SSDs
inferredcites →https://doi.org/10.1109/icce-berlin.2013.6698032openalex-snapshot
Partial page buffering for consumer devices with flash storage
inferredcites →https://doi.org/10.1109/msst.2014.6855545openalex-snapshot
CBM: A cooperative buffer management for SSD
inferredcites →https://doi.org/10.1109/rtcsa.2010.37openalex-snapshot
An Efficient FTL Design for Multi-chipped Solid-State Drives
inferredcites →https://doi.org/10.1109/rtss.2011.40openalex-snapshot
PCM-FTL: A Write-Activity-Aware NAND Flash Memory Management Scheme for PCM-Based Embedded Systems
inferredcites →https://doi.org/10.1109/tc.2008.224openalex-snapshot
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
inferredcites →https://doi.org/10.1109/tc.2010.14openalex-snapshot
A Hybrid Approach to NAND-Flash-Based Solid-State Disks
inferredcites →https://doi.org/10.1109/tc.2010.212openalex-snapshot
A Pattern Adaptive NAND Flash Memory Storage Structure
inferredcites →https://doi.org/10.1109/tc.2010.63openalex-snapshot
Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture
inferredcites →https://doi.org/10.1109/tc.2012.60openalex-snapshot
Exploring and Exploiting the Multilevel Parallelism Inside SSDs for Improved Performance and Endurance
inferredcites →https://doi.org/10.1109/tc.2013.169openalex-snapshot
Multi-Channel Architecture-Based FTL for Reliable and High-Performance SSD
inferredcites →https://doi.org/10.1109/tc.2014.2329680openalex-snapshot
On-Demand Block-Level Address Mapping in Large-Scale NAND Flash Storage Systems
inferredcites →https://doi.org/10.1109/tce.2006.1649669openalex-snapshot
FAB: Flash-Aware Buffer Management Policy for Portable Media Players
inferredcites →https://doi.org/10.1109/tce.2008.4637611openalex-snapshot
Recently-evicted-first buffer replacement policy for flash storage devices
inferredcites →https://doi.org/10.1109/tce.2009.5278005openalex-snapshot
Design and analysis of flash translation layers for multi-channel NAND flash-based storage devices
inferredcites →https://doi.org/10.1109/tvlsi.2011.2142015openalex-snapshot
A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems
inferredcites →https://doi.org/10.1145/1275986.1275990openalex-snapshot
A log buffer-based flash translation layer using fully-associative sector translation
inferredcites →https://doi.org/10.1145/1453775.1453783openalex-snapshot
LAST
inferredcites →https://doi.org/10.1145/1508244.1508271openalex-snapshot
DFTL
inferredcites →https://doi.org/10.1145/1555754.1555790openalex-snapshot
The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization
inferredcites →https://doi.org/10.1145/1629395.1629416openalex-snapshot
A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks
inferredcites →https://doi.org/10.1145/1970338.1970339openalex-snapshot
A hybrid flash translation layer with adaptive merge for SSDs
inferredcites →https://doi.org/10.1145/1982185.1982262openalex-snapshot
CAVE
inferredcites →https://doi.org/10.1145/2024724.2024731openalex-snapshot
Plugging versus logging
inferredcites →https://doi.org/10.1145/2038642.2038694openalex-snapshot
ExLRU
inferredcites →https://doi.org/10.1145/2465554.2465563openalex-snapshot
FTL 2
inferredcites →https://doi.org/10.1145/2499369.2465563openalex-snapshot
FTL 2
inferredcites →https://doi.org/10.1145/2555616openalex-snapshot
BLAS

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/s00521-023-08302-9openalex-snapshot
Design and simulation of precision marketing recommendation system based on the NSSVD++ algorithm
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.02.008openalex-snapshot
Virtual duplication and mapping prefetching for emerging storage primitives in NAND flash memory storage systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2018.05.006openalex-snapshot
A reliability enhanced video storage architecture in hybrid SLC/MLC NAND flash memory
inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101758openalex-snapshot
Command queue-aware host I/O stack for mobile flash storage
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102334openalex-snapshot
SSD internal cache management policies: A survey
inferred← citeshttps://doi.org/10.1109/access.2019.2929056openalex-snapshot
Frequent Pattern-Based Mapping at Flash Translation Layer of Solid-State Drives
inferred← citeshttps://doi.org/10.1109/icassp.2018.8462147openalex-snapshot
A Reliable Video Storage Architecture in Hybrid SLC/MLC Nand Flash
inferred← citeshttps://doi.org/10.1109/jproc.2017.2679490openalex-snapshot
Software Support Inside and Outside Solid-State Devices for High Performance and High Efficiency
inferred← citeshttps://doi.org/10.1109/msst.2019.00-10openalex-snapshot
Pattern-based Write Scheduling and Read Balance-oriented Wear-Leveling for Solid State Drivers
inferred← citeshttps://doi.org/10.1109/tc.2018.2871683openalex-snapshot
Reducing Flash Memory Write Traffic by Exploiting a Few MBs of Capacitor-Powered Write Buffer Inside Solid-State Drives (SSDs)
inferred← citeshttps://doi.org/10.1109/tcad.2018.2878190openalex-snapshot
Alleviating Hot Data Write Back Effect for Shingled Magnetic Recording Storage Systems
inferred← citeshttps://doi.org/10.1109/tcad.2018.2887046openalex-snapshot
Current-Aware Flash Scheduling for Current Capping in Solid State Disks
inferred← citeshttps://doi.org/10.1109/tcad.2022.3229293openalex-snapshot
Adaptive Management With Request Granularity for DRAM Cache Inside nand-Based SSDs
inferred← citeshttps://doi.org/10.1145/2947658openalex-snapshot
An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage Systems
inferred← citeshttps://doi.org/10.1145/3121133openalex-snapshot
Tiny-Tail Flash
inferred← citeshttps://doi.org/10.1145/3284749openalex-snapshot
DLSpace
inferred← citeshttps://doi.org/10.20295/2413-2527-2026-246-64-74openalex-snapshot
Investigation of Data Fragmentation Impact on Read/Write Performance and Methods for Its Elimination in MySQL (InnoDB)
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.