On the public citation graph
An Accelerator for Sparse Convolutional Neural Networks Leveraging Systolic General Matrix-matrix Multiplication
0 signed · 69 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4939-2163-8_1openalex-snapshot
Impact of TSV and Device Scaling on the Quality of 3D ICs
inferredcites →https://doi.org/10.1109/access.2021.3126708openalex-snapshot
Sparse-PE: A Performance-Efficient Processing Engine Core for Sparse Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/cvpr.2009.5206848openalex-snapshot
ImageNet: A large-scale hierarchical image database
inferredcites →https://doi.org/10.1109/cvpr.2015.7298594openalex-snapshot
Going deeper with convolutions
inferredcites →https://doi.org/10.1109/cvpr.2016.90openalex-snapshot
Deep Residual Learning for Image Recognition
inferredcites →https://doi.org/10.1109/dac18074.2021.9586216openalex-snapshot
Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration
inferredcites →https://doi.org/10.1109/hpca.2017.29openalex-snapshot
FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/hpca47549.2020.00015openalex-snapshot
SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training
inferredcites →https://doi.org/10.1109/iiswc53511.2021.00029openalex-snapshot
Characterizing and Demystifying the Implicit Convolution Algorithm on Commercial Matrix-Multiplication Accelerators
inferredcites →https://doi.org/10.1109/isca.2016.30openalex-snapshot
EIE: Efficient Inference Engine on Compressed Deep Neural Network
inferredcites →https://doi.org/10.1109/isca.2016.32openalex-snapshot
Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators
inferredcites →https://doi.org/10.1109/isca.2016.40openalex-snapshot
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/isca52012.2021.00090openalex-snapshot
GoSPA: An Energy-efficient High-performance Globally Optimized SParse Convolutional Neural Network Accelerator
inferredcites →https://doi.org/10.1109/jssc.2016.2616357openalex-snapshot
Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/lca.2019.2924007openalex-snapshot
SMT-SA: Simultaneous Multithreading in Systolic Arrays
inferredcites →https://doi.org/10.1109/lca.2020.2979965openalex-snapshot
Systolic Tensor Array: An Efficient Structured-Sparse GEMM Accelerator for Mobile CNN Inference
inferredcites →https://doi.org/10.1109/micro.2014.58openalex-snapshot
DaDianNao: A Machine-Learning Supercomputer
inferredcites →https://doi.org/10.1109/micro.2016.7783720openalex-snapshot
From high-level deep neural models to FPGAs
inferredcites →https://doi.org/10.1109/micro.2016.7783723openalex-snapshot
Cambricon-X: An accelerator for sparse neural networks
inferredcites →https://doi.org/10.1109/micro.2018.00011openalex-snapshot
Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach
inferredcites →https://doi.org/10.1109/micro50266.2020.00067openalex-snapshot
TFE: Energy-efficient Transferred Filter-based Engine to Compress and Accelerate Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/mse.2007.44openalex-snapshot
FreePDK: An Open-Source Variation-Aware Design Kit
inferredcites →https://doi.org/10.1109/tcsi.2021.3074300openalex-snapshot
An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/tcsvt.2019.2911674openalex-snapshot
Accelerator-Aware Pruning for Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/tnnls.2018.2852335openalex-snapshot
NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps
inferredcites →https://doi.org/10.1145/3065386openalex-snapshot
ImageNet classification with deep convolutional neural networks
inferredcites →https://doi.org/10.1145/3297858.3304028openalex-snapshot
Packing Sparse Convolutional Neural Networks for Efficient Systolic Array Implementations
inferredcites →https://doi.org/10.1145/3460776openalex-snapshot
Configurable Multi-directional Systolic Array Architecture for Convolutional Neural Networks
inferredcites →https://doi.org/10.1145/567806.567807openalex-snapshot
An updated set of basic linear algebra subprograms (BLAS)
inferredcites →https://doi.org/10.48550/arxiv.1510.00149openalex-snapshot
Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding
inferredcites →https://doi.org/10.5555/1953048.2078186openalex-snapshot
Natural Language Processing (Almost) from Scratch
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-032-02215-8_1openalex-snapshot
Sparse Matrix Algorithms for Evolving Neural Networks
inferred← citeshttps://doi.org/10.1007/978-981-96-1545-2_8openalex-snapshot
Compression Format and Systolic Array Structure Co-design for Accelerating Sparse Matrix Multiplication in DNNs
inferred← citeshttps://doi.org/10.1007/s00034-023-02412-4openalex-snapshot
Performance-Driven LSTM Accelerator Hardware Using Split-Matrix-Based MVM
inferred← citeshttps://doi.org/10.1016/j.mejo.2025.106831openalex-snapshot
An energy-efficient data-reused on-the-fly Im2col for OS-dataflow systolic array-based accelerator
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103106openalex-snapshot
CUTE: A scalable CPU-centric and Ultra-utilized Tensor Engine for convolutions
inferred← citeshttps://doi.org/10.1109/cloud62652.2024.00038openalex-snapshot
S2TAR: Shared Secure Trusted Accelerators with Reconfiguration for Machine Learning in the Cloud
inferred← citeshttps://doi.org/10.1109/etai68332.2026.11485450openalex-snapshot
A Bandwidth-Efficient Bit-Serial Systolic Accelerator with Bit-Matrix Based Dataflow
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10070977openalex-snapshot
HIRAC: A Hierarchical Accelerator with Sorting-based Packing for SpGEMMs in DNN Applications
inferred← citeshttps://doi.org/10.1109/isqed69900.2026.11534747openalex-snapshot
Sparsity Aware Pre-processing for Systolic Array Dataflow Acceleration
inferred← citeshttps://doi.org/10.1109/jiot.2025.3627085openalex-snapshot
STPE: A Shared-Register and Multiplier Allocation Processing Element for Block-Based Sparse Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/lca.2024.3355178openalex-snapshot
DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity
inferred← citeshttps://doi.org/10.1109/mocast65744.2025.11083937openalex-snapshot
VUSA: Virtually Upscaled Systolic Array Architecture to Exploit Unstructured Sparsity in AI Acceleration
inferred← citeshttps://doi.org/10.1109/tc.2025.3558013openalex-snapshot
IOPS: A Unified SpMM Accelerator Based on Inner-Outer-Hybrid Product
inferred← citeshttps://doi.org/10.1109/tcad.2024.3434359openalex-snapshot
SPSA: Exploring Sparse-Packing Computation on Systolic Arrays From Scratch
inferred← citeshttps://doi.org/10.1109/tcad.2025.3639392openalex-snapshot
VersaAccel: A Versatile Configurable Accelerator for Diverse Sparse-Dense Matrix Operators
inferred← citeshttps://doi.org/10.1109/tcsi.2025.3591960openalex-snapshot
DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration
inferred← citeshttps://doi.org/10.1109/tit.2025.3535091openalex-snapshot
Algebraic Geometry Codes for Secure Distributed Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/tvlsi.2023.3241933openalex-snapshot
Sense: Model-Hardware Codesign for Accelerating Sparse CNNs on Systolic Arrays
inferred← citeshttps://doi.org/10.1109/tvlsi.2024.3386698openalex-snapshot
Pico-Programmable Neurons to Reduce Computations for Deep Neural Network Accelerators
inferred← citeshttps://doi.org/10.1109/vlsisata69163.2026.11610062openalex-snapshot
Verilog-Based Systolic Array for Matrix Multiplication and Convolution in CNNs using RISC-V-VP++
inferred← citeshttps://doi.org/10.1109/wisscon56857.2023.10133848openalex-snapshot
Zynq SoC-based IPs for Deep Learning Neural Networks
inferred← citeshttps://doi.org/10.1126/sciadv.adu4323openalex-snapshot
3D stacked IGZO 2T0C DRAM array with multibit capability for computing in memory applications
inferred← citeshttps://doi.org/10.1145/3570305openalex-snapshot
YaConv: Convolution with Low Cache Footprint
inferred← citeshttps://doi.org/10.1145/3600092openalex-snapshot
Accelerating Convolutional Neural Network by Exploiting Sparsity on GPUs
inferred← citeshttps://doi.org/10.1145/3630255openalex-snapshot
Multiply-and-Fire: An Event-Driven Sparse Neural Network Accelerator
inferred← citeshttps://doi.org/10.1145/3669940.3707268openalex-snapshot
MVQ: Towards Efficient DNN Compression and Acceleration with Masked Vector Quantization
inferred← citeshttps://doi.org/10.1145/3673038.3673115openalex-snapshot
Scratchpad Memory Management for Deep Learning Accelerators
inferred← citeshttps://doi.org/10.1145/3699512openalex-snapshot
Real-time Blood Pressure Prediction on Wearables with Edge-Based DNNs: A Co-Design Approach
inferred← citeshttps://doi.org/10.1587/elex.22.20250246openalex-snapshot
LMAI2C: Low memory access Im2col method for CNN inference
inferred← citeshttps://doi.org/10.54939/1859-1043.j.mst.csce9.2025.42-50openalex-snapshot
Research on solutions to accelerate computation for CNN executed on resource-limited SoC-FPGA
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.