On the public citation graph
Pushing the Level of Abstraction of Digital System Design: A Survey on How to Program FPGAs
0 signed · 199 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4020-8588-8_3openalex-snapshot
Catapult Synthesis: A Practical Introduction to Interactive C Synthesis
inferredcites →https://doi.org/10.1007/978-1-4020-8588-8_9openalex-snapshot
GAUT: A High-Level Synthesis Tool for DSP Applications
inferredcites →https://doi.org/10.1007/978-1-4419-6388-8openalex-snapshot
Power-efficient System Design
inferredcites →https://doi.org/10.1007/978-3-030-85665-6_38openalex-snapshot
Optimized Implementation of the HPCG Benchmark on Reconfigurable Hardware
inferredcites →https://doi.org/10.1007/978-3-319-16214-0_42openalex-snapshot
Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL
inferredcites →https://doi.org/10.1007/s10617-012-9096-8openalex-snapshot
An overview of today’s high-level synthesis tools
inferredcites →https://doi.org/10.1007/s11390-020-9414-8openalex-snapshot
A Survey on Performance Optimization of High-Level Synthesis Tools
inferredcites →https://doi.org/10.1016/j.sysarc.2019.08.001openalex-snapshot
A scala based framework for developing acceleration systems with FPGAs
inferredcites →https://doi.org/10.1109/2.839320openalex-snapshot
The density advantage of configurable computing
inferredcites →https://doi.org/10.1109/92.820756openalex-snapshot
HML, a novel hardware description language and its translation to VHDL
inferredcites →https://doi.org/10.1109/asp-dac52403.2022.9712534openalex-snapshot
Large Forests and Where to “Partially” Fit Them
inferredcites →https://doi.org/10.1109/cgo.2004.1281665openalex-snapshot
LLVM: a compilation framework for lifelong program analysis & transformation
inferredcites →https://doi.org/10.1109/cgo.2019.8661197openalex-snapshot
Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Code
inferredcites →https://doi.org/10.1109/codes-isss.2013.6659002openalex-snapshot
Improving polyhedral code generation for high-level synthesis
inferredcites →https://doi.org/10.1109/ectc.2012.6248841openalex-snapshot
Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer
inferredcites →https://doi.org/10.1109/fccm.2008.46openalex-snapshot
Kiwi: Synthesis of FPGA Circuits from Parallel Programs
inferredcites →https://doi.org/10.1109/fccm.2010.28openalex-snapshot
Designing Modular Hardware Accelerators in C with ROCCC 2.0
inferredcites →https://doi.org/10.1109/fccm.2016.46openalex-snapshot
P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers
inferredcites →https://doi.org/10.1109/fccm.2018.00030openalex-snapshot
RapidWright: Enabling Custom Crafted Implementations for FPGAs
inferredcites →https://doi.org/10.1109/fccm.2019.00010openalex-snapshot
Yosys+nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs
inferredcites →https://doi.org/10.1109/fccm51124.2021.00023openalex-snapshot
The Importance of Being X-Drop: High Performance Genome Alignment on Reconfigurable Hardware
inferredcites →https://doi.org/10.1109/fpga.1999.803669openalex-snapshot
Parallelizing applications into silicon
inferredcites →https://doi.org/10.1109/fpl.2012.6339221openalex-snapshot
DWARV 2.0: A CoSy-based C-to-VHDL hardware compiler
inferredcites →https://doi.org/10.1109/fpl.2012.6339272openalex-snapshot
From opencl to high-performance hardware on FPGAS
inferredcites →https://doi.org/10.1109/fpl.2013.6645550openalex-snapshot
Bambu: A modular framework for the high level synthesis of memory-intensive applications
inferredcites →https://doi.org/10.1109/fpl.2014.6927454openalex-snapshot
Hardware system synthesis from Domain-Specific Languages
inferredcites →https://doi.org/10.1109/hotchips.2009.7478358openalex-snapshot
The stanford pervasive parallelism lab
inferredcites →https://doi.org/10.1109/hotchips.2010.7480067openalex-snapshot
Surviving the end of scaling of traditional micro processors in HPC
inferredcites →https://doi.org/10.1109/iccad.2017.8203780openalex-snapshot
Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations
inferredcites →https://doi.org/10.1109/iccad45719.2019.8942087openalex-snapshot
Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes
inferredcites →https://doi.org/10.1109/iccd.1993.393415openalex-snapshot
Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93
inferredcites →https://doi.org/10.1109/iccd.2017.91openalex-snapshot
Timing-Abstract Circuit Design in Transaction-Level Verilog
inferredcites →https://doi.org/10.1109/ipdps.2012.59openalex-snapshot
Generating Device-specific GPU Code for Local Operators in Medical Imaging
inferredcites →https://doi.org/10.1109/ipdpsw.2017.63openalex-snapshot
Pearson Correlation Coefficient Acceleration for Modeling and Mapping of Neural Interconnections
inferredcites →https://doi.org/10.1109/ipdpsw.2018.00028openalex-snapshot
TiReX: Tiled Regular eXpression Matching Architecture
inferredcites →https://doi.org/10.1109/isca.2014.6853195openalex-snapshot
A reconfigurable fabric for accelerating large-scale datacenter services
inferredcites →https://doi.org/10.1109/isca.2016.20openalex-snapshot
Automatic Generation of Efficient Accelerators for Reconfigurable Hardware
inferredcites →https://doi.org/10.1109/ispa.2013.6703837openalex-snapshot
High-level synthesis of dataflow programs for signal processing systems
inferredcites →https://doi.org/10.1109/jproc.2014.2386883openalex-snapshot
Reconfigurable Computing Architectures
inferredcites →https://doi.org/10.1109/jproc.2018.2873289openalex-snapshot
SPIRAL: Extreme Performance Portability
inferredcites →https://doi.org/10.1109/mcas.2021.3071607openalex-snapshot
FPGA Architecture: Principles and Progression
inferredcites →https://doi.org/10.1109/mcsoc.2013.38openalex-snapshot
ArchHDL: A New Hardware Description Language for High-Speed Architectural Evaluation
inferredcites →https://doi.org/10.1109/mdt.2003.1214355openalex-snapshot
The evolution of systemverilog
inferredcites →https://doi.org/10.1109/mdt.2009.69openalex-snapshot
An Introduction to High-Level Synthesis
inferredcites →https://doi.org/10.1109/mdt.2009.83openalex-snapshot
High-Level Synthesis: Past, Present, and Future
inferredcites →https://doi.org/10.1109/mdt.2010.141openalex-snapshot
Customizable Domain-Specific Computing
inferredcites →https://doi.org/10.1109/micro.2014.50openalex-snapshot
PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research
inferredcites →https://doi.org/10.1109/micro.2018.00028openalex-snapshot
TAPAS: Generating Parallel Accelerators from Parallel Programs
inferredcites →https://doi.org/10.1109/mm.2011.68openalex-snapshot
Implementing Domain-Specific Languages for Heterogeneous Parallel Computing
inferredcites →https://doi.org/10.1109/mm.2020.2995854openalex-snapshot
OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs
inferredcites →https://doi.org/10.1109/mm.2020.2996616openalex-snapshot
Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs
inferredcites →https://doi.org/10.1109/mm.2020.2998435openalex-snapshot
SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs
inferredcites →https://doi.org/10.1109/samos.2016.7818341openalex-snapshot
Design productivity of a high level synthesis compiler versus HDL
inferredcites →https://doi.org/10.1109/tcad.2006.884574openalex-snapshot
Measuring the Gap Between FPGAs and ASICs
inferredcites →https://doi.org/10.1109/tcad.2011.2110592openalex-snapshot
High-Level Synthesis for FPGAs: From Prototyping to Deployment
inferredcites →https://doi.org/10.1109/tcad.2015.2513673openalex-snapshot
A Survey and Evaluation of FPGA High-Level Synthesis Tools
inferredcites →https://doi.org/10.1109/tcad.2018.2834439openalex-snapshot
Are We There Yet? A Study on the State of High-Level Synthesis
inferredcites →https://doi.org/10.1109/tcad.2020.3012172openalex-snapshot
AnyHLS: High-Level Synthesis With Partial Evaluation
inferredcites →https://doi.org/10.1109/tetc.2022.3157948openalex-snapshot
An Energy-Efficient Domain-Specific Architecture for Regular Expressions
inferredcites →https://doi.org/10.1109/tpds.2015.2394802openalex-snapshot
HIPAcc: A Domain-Specific Language and Compiler for Image Processing
inferredcites →https://doi.org/10.1109/vlsi-dat.2017.7939656openalex-snapshot
High-level low-power system design optimization
inferredcites →https://doi.org/10.1109/wolfhpc.2014.11openalex-snapshot
ExaSlang: A Domain-Specific Language for Highly Scalable Multigrid Solvers
inferredcites →https://doi.org/10.1145/161494.161501openalex-snapshot
Undecidability of static analysis
inferredcites →https://doi.org/10.1145/1749603.1749604openalex-snapshot
Compiling for reconfigurable computing
inferredcites →https://doi.org/10.1145/192724.192755openalex-snapshot
Characterizing the impact of predicated execution on branch prediction
inferredcites →https://doi.org/10.1145/207110.207117openalex-snapshot
Accurate static branch prediction by value range propagation
inferredcites →https://doi.org/10.1145/2159542.2159547openalex-snapshot
Computer Generation of Hardware for Linear Digital Signal Processing Transforms
inferredcites →https://doi.org/10.1145/2656075.2656081openalex-snapshot
Code generation from a domain-specific language for C-based HLS of hardware accelerators
inferredcites →https://doi.org/10.1145/2784731.2784754openalex-snapshot
Generating performance portable code using rewrite rules: from high-level functional expressions to high-performance OpenCL code
inferredcites →https://doi.org/10.1145/2814204.2814208openalex-snapshot
Shallow embedding of DSLs via online partial evaluation
inferredcites →https://doi.org/10.1145/2842615openalex-snapshot
On How to Accelerate Iterative Stencil Loops
inferredcites →https://doi.org/10.1145/2954679.2872415openalex-snapshot
Generating Configurable Hardware from Parallel Patterns
inferredcites →https://doi.org/10.1145/2967938.2967969openalex-snapshot
A DSL Compiler for Accelerating Image Processing Pipelines on FPGAs
inferredcites →https://doi.org/10.1145/3079856.3080246openalex-snapshot
In-Datacenter Performance Analysis of a Tensor Processing Unit
inferredcites →https://doi.org/10.1145/3174243openalex-snapshot
Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
inferredcites →https://doi.org/10.1145/3174243.3174250openalex-snapshot
Configurable FPGA Packet Parser for Terabit Networks with Guaranteed Wire-Speed Throughput
inferredcites →https://doi.org/10.1145/3174243.3174264openalex-snapshot
Dynamically Scheduled High-level Synthesis
inferredcites →https://doi.org/10.1145/3186332openalex-snapshot
Toolflows for Mapping Convolutional Neural Networks on FPGAs
inferredcites →https://doi.org/10.1145/3192366.3192379openalex-snapshot
Spatial: a language and compiler for application accelerators
inferredcites →https://doi.org/10.1145/3193827openalex-snapshot
FPGA Dynamic and Partial Reconfiguration
inferredcites →https://doi.org/10.1145/3213846.3213848openalex-snapshot
Compiler fuzzing through deep learning
inferredcites →https://doi.org/10.1145/321406.321418openalex-snapshot
The Organization of Computations for Uniform Recurrence Equations
inferredcites →https://doi.org/10.1145/3276489openalex-snapshot
AnyDSL: a partial evaluation framework for programming high-performance libraries
inferredcites →https://doi.org/10.1145/3282307openalex-snapshot
A new golden age for computer architecture
inferredcites →https://doi.org/10.1145/3289602.3293906openalex-snapshot
Xilinx Adaptive Compute Acceleration Platform
inferredcites →https://doi.org/10.1145/3289602.3293908openalex-snapshot
Network-on-Chip Programmable Platform in Versal TM ACAP Architecture
inferredcites →https://doi.org/10.1145/3315454.3329957openalex-snapshot
High-level synthesis of functional patterns with Lift
inferredcites →https://doi.org/10.1145/3337929openalex-snapshot
Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing
inferredcites →https://doi.org/10.1145/3352460.3358292openalex-snapshot
μIR -An intermediate representation for transforming and optimizing the microarchitecture of application accelerators
inferredcites →https://doi.org/10.1145/3357375openalex-snapshot
A Survey of Coarse-Grained Reconfigurable Architecture and Design
inferredcites →https://doi.org/10.1145/3373271.3373274openalex-snapshot
Design and Preliminary Evaluation of OpenACC Compiler for FPGA with OpenCL and Stream Processing DSL
inferredcites →https://doi.org/10.1145/3381039openalex-snapshot
Tools for Reduced Precision Computation
inferredcites →https://doi.org/10.1145/3385412.3385965openalex-snapshot
The essence of Bluespec: a core language for rule-based hardware design
inferredcites →https://doi.org/10.1145/3400302.3415730openalex-snapshot
A CAD-based methodology to optimize HLS code via the roofline model
inferredcites →https://doi.org/10.1145/3431920.3439291openalex-snapshot
A Framework for Customizable FPGA-based Image Registration Accelerators
inferredcites →https://doi.org/10.1145/3445814.3446712openalex-snapshot
A compiler infrastructure for accelerator generators
inferredcites →https://doi.org/10.1145/3445814.3446723openalex-snapshot
Warehouse-scale video acceleration: co-design and deployment in the wild
inferredcites →https://doi.org/10.1145/3461478openalex-snapshot
Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL Components
inferredcites →https://doi.org/10.1145/3476982openalex-snapshot
CICERO: A Domain-Specific Architecture for Efficient Regular Expression Matching
inferredcites →https://doi.org/10.1145/358438.349317openalex-snapshot
Bidwidth analysis with application to silicon compilation
inferredcites →https://doi.org/10.1145/359576.359579openalex-snapshot
Can programming be liberated from the von Neumann style?
inferredcites →https://doi.org/10.1145/6041.6042openalex-snapshot
On understanding types, data abstraction, and polymorphism
inferredcites →https://doi.org/10.1145/774572openalex-snapshot
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design - ICCAD '02
inferredcites →https://doi.org/10.1145/968280.968304openalex-snapshot
A quantitative analysis of the speedup factors of FPGAs over processors
inferredcites →https://doi.org/10.1561/1000000005openalex-snapshot
FPGA Architecture: Survey and Challenges
inferredcites →https://doi.org/10.23919/date.2017.7927025openalex-snapshot
Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project
inferredcites →https://doi.org/10.23919/fpl.2017.8056858openalex-snapshot
DFiant: A dataflow hardware description language
inferredcites →https://doi.org/10.23919/fpl.2017.8056860openalex-snapshot
A pythonic approach for rapid hardware prototyping and instrumentation
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-032-08187-2_8openalex-snapshot
Static Analysis for Hardware Design
inferred← citeshttps://doi.org/10.1007/s00034-025-03486-yopenalex-snapshot
Automated Debugging of Design Errors using Optimized Multi-Component Attention Graph Convolutional Neural Network in Digital VLSI Circuits
inferred← citeshttps://doi.org/10.1007/s10791-026-10170-5openalex-snapshot
VHDL design of the fixed-function bidirectional universal shift register IC 74HC194 with extended storage capacity
inferred← citeshttps://doi.org/10.1007/s40435-023-01338-8openalex-snapshot
On implementation of nonlinear PID + controller embedded on FPGA module for industrial system
inferred← citeshttps://doi.org/10.1016/j.jpdc.2023.104832openalex-snapshot
Starlight: A kernel optimizer for GPU processing
inferred← citeshttps://doi.org/10.1016/j.micpro.2023.104951openalex-snapshot
Notification Oriented Paradigm to Digital Hardware — A benchmark evaluation with Random Forest algorithm
inferred← citeshttps://doi.org/10.1016/j.micpro.2025.105143openalex-snapshot
Open-source ROS-based simulation for verification of FPGA robotics applications
inferred← citeshttps://doi.org/10.1016/j.micpro.2025.105187openalex-snapshot
DSL-based SNN accelerator design using Chisel
inferred← citeshttps://doi.org/10.1109/access.2024.3357352openalex-snapshot
Design Space Exploration of HW Accelerators and Network Infrastructure for FPGA-Based MPSoC
inferred← citeshttps://doi.org/10.1109/access.2024.3381502openalex-snapshot
Model-Based FPGA Implementation of a 6-DoF Dynamical Model Accelerator
inferred← citeshttps://doi.org/10.1109/access.2025.3540320openalex-snapshot
High-Level Synthesis for FPGAs—A Hardware Engineer’s Perspective
inferred← citeshttps://doi.org/10.1109/access.2025.3551428openalex-snapshot
Comparing Portability of FPGA High-Level Synthesis Frameworks in the Context of a Highly-Parallel Application
inferred← citeshttps://doi.org/10.1109/acit65614.2025.11185710openalex-snapshot
Generative AI-Assisted High-Level Design of Computer Devices: First Experience
inferred← citeshttps://doi.org/10.1109/asp-dac66049.2026.11420433openalex-snapshot
Automatic Recursion Elimination using Recurrence Relations for Synthesis of Stack-free Hardware
inferred← citeshttps://doi.org/10.1109/bibm62325.2024.10822769openalex-snapshot
Fast and Accurate LSTM Meta-modeling of TNF-induced Tumor Resistance In Vitro
inferred← citeshttps://doi.org/10.1109/ddecs63720.2025.11006775openalex-snapshot
Domain-Specific Design Abstraction with Emphasis on Neural Networks
inferred← citeshttps://doi.org/10.1109/eurocon56442.2023.10198938openalex-snapshot
Co-designing an FPGA-Accelerated Encryption Library With PYNQ: The Pynqrypt Case Study
inferred← citeshttps://doi.org/10.1109/eurocon56442.2023.10198957openalex-snapshot
A Bird's Eye View on Quantum Computing: Current and Future Trends
inferred← citeshttps://doi.org/10.1109/fie58773.2023.10342910openalex-snapshot
Moving Beyond VHDL in Introductory Computer Architecture Courses: An Exploration of MyHDL as a Modern Alternative
inferred← citeshttps://doi.org/10.1109/ipdps57955.2024.00065openalex-snapshot
Exploration of Trade-offs Between General-Purpose and Specialized Processing Elements in HPC-Oriented CGRA
inferred← citeshttps://doi.org/10.1109/ipdpsw59300.2023.00023openalex-snapshot
Enabling Efficient Regular Expression Matching at the Edge through Domain-Specific Architectures
inferred← citeshttps://doi.org/10.1109/ipdpsw59300.2023.00024openalex-snapshot
New Solution For a (Scaff)Old Problem: an FPGA Approach
inferred← citeshttps://doi.org/10.1109/ipdpsw59300.2023.00077openalex-snapshot
Less for More: Reducing Intra-CGRA Connectivity for Higher Performance and Efficiency in HPC
inferred← citeshttps://doi.org/10.1109/ipdpsw59300.2023.00092openalex-snapshot
Novel Union-Find-based Decoders for Scalable Quantum Error Correction on Systolic Arrays
inferred← citeshttps://doi.org/10.1109/ipdpsw63119.2024.00032openalex-snapshot
An Accurate Union Find Decoder for Quantum Error Correction on the Toric Code
inferred← citeshttps://doi.org/10.1109/ipdpsw63119.2024.00033openalex-snapshot
Towards the Acceleration of the Sparse Blossom Algorithm for Quantum Error Correction
inferred← citeshttps://doi.org/10.1109/ipdpsw63119.2024.00054openalex-snapshot
POCA: A PYNQ Offloaded Cryptographic Accelerator on Embedded FPGA-Based Systems
inferred← citeshttps://doi.org/10.1109/iscas46773.2023.10181547openalex-snapshot
YARB: a Methodology to Characterize Regular Expression Matching on Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/iscas56072.2025.11043842openalex-snapshot
VOTED – Versal Optimization Toolkit for Education and Heterogeneous Systems Development
inferred← citeshttps://doi.org/10.1109/les.2025.3575017openalex-snapshot
From MLIR to Scheduled CDFG: A Design Flow for Hardware Resource Estimation
inferred← citeshttps://doi.org/10.1109/norcas66540.2025.11231292openalex-snapshot
ChiselTrace: Typed Behavioral Debugging in Chisel Through Signal Dependency Tracing
inferred← citeshttps://doi.org/10.1109/qce57702.2023.10271openalex-snapshot
The Hitchhiker's Guide to FPGA-Accelerated Quantum Error Correction
inferred← citeshttps://doi.org/10.1109/rita.2024.3458850openalex-snapshot
An FPGA Integrated 2D Graphic Processor for Enhanced Digital Design and Computer Architecture Education
inferred← citeshttps://doi.org/10.1109/smc-it61443.2024.00009openalex-snapshot
A Reactive System-Specific Compilation Chain from Synchronous Dataflow Models to FPGA Netlist
inferred← citeshttps://doi.org/10.1109/smc-it64853.2025.00013openalex-snapshot
PYXIS: A Highly Predictable Toolchain for FPGA Circuit Production of Advanced GNC Algorithm
inferred← citeshttps://doi.org/10.1109/tc.2026.3688303openalex-snapshot
DTRRS: A Dynamic Task Real-Time Reconfiguration and Scheduling Architecture for FPGAs in Embedded Systems
inferred← citeshttps://doi.org/10.1109/tpds.2022.3218898openalex-snapshot
Faber: A Hardware/SoftWare Toolchain for Image Registration
inferred← citeshttps://doi.org/10.1145/3607928openalex-snapshot
Hephaestus : Codesigning and Automating 3D Image Registration on Reconfigurable Architectures
inferred← citeshttps://doi.org/10.1145/3613963openalex-snapshot
FPGA-based Deep Learning Inference Accelerators: Where Are We Standing?
inferred← citeshttps://doi.org/10.1145/3634920openalex-snapshot
Across Time and Space: Senju ’s Approach for Scaling Iterative Stencil Loop Accelerators on Single and Multiple FPGAs
inferred← citeshttps://doi.org/10.1145/3635035.3637285openalex-snapshot
Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA Plane
inferred← citeshttps://doi.org/10.1145/3717837openalex-snapshot
DFlows : A Flow-Based Programming Approach for a Polyglot Design-Space Exploration Framework
inferred← citeshttps://doi.org/10.1145/3723168openalex-snapshot
Rock the QASBA: Quantum Error Correction Acceleration via the Sparse Blossom Algorithm on FPGAs
inferred← citeshttps://doi.org/10.1145/3733239openalex-snapshot
QUEKUF : An FPGA Union Find Decoder for Quantum Error Correction on the Toric Code
inferred← citeshttps://doi.org/10.1145/3764664openalex-snapshot
A Taxonomy of the High-Level Synthesis Ecosystem for Heterogeneous FPGA Systems
inferred← citeshttps://doi.org/10.1145/3786204openalex-snapshot
Composable Open Source Toolchain for Synthesizing Hardware Accelerators from OpenCL Command Buffers
inferred← citeshttps://doi.org/10.1145/3793550openalex-snapshot
Spade—A Modern Hardware Description Language
inferred← citeshttps://doi.org/10.1145/3805628openalex-snapshot
Are We Ready to Enable Satellite Autonomy Through on Board Image Registration?
inferred← citeshttps://doi.org/10.15379/ijmst.v10i3.2735openalex-snapshot
An In-Depth Analysis of Pythonic Paradigms for Rapid Hardware Prototyping and Instrumentation
inferred← citeshttps://doi.org/10.21203/rs.3.rs-3511152/v1openalex-snapshot
FPGA-Based Image Denoising Using Adaptive Vector Directional Distance Filter: Performance Analysis and Comparison
inferred← citeshttps://doi.org/10.2139/ssrn.6216536openalex-snapshot
Direct Modification of FPGA Bitstream Under Physical Resource-Configuration Frame Mapping: From Model Construction to Functional Verification
inferred← citeshttps://doi.org/10.2139/ssrn.6642163openalex-snapshot
Direct Modification of FPGA Bitstream Under Physical Resource-Configuration Frame Mapping: From Model Construction to Functional Verification
inferred← citeshttps://doi.org/10.2478/bipie-2023-0011openalex-snapshot
A Methodology for the Synthesis and Evaluation of Hardware Accelerators
inferred← citeshttps://doi.org/10.3390/computers14050189openalex-snapshot
AHA: Design and Evaluation of Compute-Intensive Hardware Accelerators for AMD-Xilinx Zynq SoCs Using HLS IP Flow
inferred← citeshttps://doi.org/10.3390/electronics12020425openalex-snapshot
SHDL—A Hardware Description Language and Open-Source Web Tool for Online Digital Systems Design Teaching
inferred← citeshttps://doi.org/10.3390/electronics12244987openalex-snapshot
An Approach to the State Explosion Problem: SOPC Case Study
inferred← citeshttps://doi.org/10.3390/fi17110530openalex-snapshot
A Stateful Extension to P4THLS for Advanced Telemetry and Flow Control
inferred← citeshttps://doi.org/10.4204/eptcs.420.4openalex-snapshot
Static Communication Analysis for Hardware Design
inferred← citeshttps://doi.org/10.70675/f66d4d56z7efaz4c3dz968dz4dcae7036781openalex-snapshot
Using HLS to raise the design abstraction level for faster exploration of different CPU Micro-architectures
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.