On the public citation graph

Proceedings of the International Conference on Parallel Architectures and Compilation Techniques

https://doi.org/10.1145/3559009
0 signed · 32 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.851openalex-snapshot
Recurrence analysis for effective array prefetching in Java
inferred← citeshttps://doi.org/10.1007/s11432-023-3963-7openalex-snapshot
An efficient binary programming method for black-box optimization and its application in processor design
inferred← citeshttps://doi.org/10.1007/s11432-024-4071-6openalex-snapshot
TSCompiler: efficient compilation framework for dynamic-shape models
inferred← citeshttps://doi.org/10.1016/j.cviu.2025.104410openalex-snapshot
Spatio-temporal graph neural network based child action recognition using data-efficient methods: A systematic analysis
inferred← citeshttps://doi.org/10.1016/j.future.2025.108165openalex-snapshot
Design of data access and schedule optimization for VTA compiled instruction streams
inferred← citeshttps://doi.org/10.1016/j.neucom.2025.130458openalex-snapshot
Updating KernelCanvas for weightless graph classification
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103427openalex-snapshot
PaLLOC: Pairwise-based low-latency online coordinated resource manager of last-level cache and memory bandwidth on multicore systems
inferred← citeshttps://doi.org/10.1145/1062247.1062250openalex-snapshot
Improved latency and accuracy for neural branch prediction
inferred← citeshttps://doi.org/10.1145/1242531.1242564openalex-snapshot
Scalability of continuation-based fine-grained multithreading in handling multiple I/O requests on FUCE
inferred← citeshttps://doi.org/10.1145/1250727.1250731openalex-snapshot
Inter-cluster communication in VLIW architectures
inferred← citeshttps://doi.org/10.1145/1274858.1274862openalex-snapshot
Static strands
inferred← citeshttps://doi.org/10.1145/1353445.1353451openalex-snapshot
PEAK—a fast and effective performance tuning system via compiler optimization orchestration
inferred← citeshttps://doi.org/10.1145/1356058.1356082openalex-snapshot
Spice
inferred← citeshttps://doi.org/10.1145/1400112.1400115openalex-snapshot
Distilling the essence of proprietary workloads into miniature benchmarks
inferred← citeshttps://doi.org/10.1145/2384616.2384643openalex-snapshot
Automatically enhancing locality for tree traversals with traversal splicing
inferred← citeshttps://doi.org/10.1145/2442116.2442132openalex-snapshot
High-performance and low-energy buffer mapping method for multiprocessor DSP systems
inferred← citeshttps://doi.org/10.1145/2483852.2483866openalex-snapshot
Nonblocking algorithms and scalable multicore programming
inferred← citeshttps://doi.org/10.1145/2660251openalex-snapshot
Automatic parallelization of a class of irregular loops for distributed memory systems
inferred← citeshttps://doi.org/10.1145/2851503openalex-snapshot
Identifying Power-Efficient Multicore Cache Hierarchies via Reuse Distance Analysis
inferred← citeshttps://doi.org/10.1145/3177963openalex-snapshot
Benzene
inferred← citeshttps://doi.org/10.1145/3178487.3178500openalex-snapshot
Register optimizations for stencils on GPUs
inferred← citeshttps://doi.org/10.1145/3323055openalex-snapshot
Application and Thermal-reliability-aware Reinforcement Learning Based Multi-core Power Management
inferred← citeshttps://doi.org/10.1145/3428149openalex-snapshot
COPE
inferred← citeshttps://doi.org/10.1145/3458357openalex-snapshot
Flynn’s Reconciliation
inferred← citeshttps://doi.org/10.1145/360128.360140openalex-snapshot
An integrated approach to accelerate data and predicate computations in hyperblocks
inferred← citeshttps://doi.org/10.1145/3625549.3658691openalex-snapshot
CereSZ: Enabling and Scaling Error-bounded Lossy Compression on Cerebras CS-2
inferred← citeshttps://doi.org/10.1145/3626183.3659985openalex-snapshot
Minimum Cost Loop Nests for Contraction of a Sparse Tensor with a Tensor Network
inferred← citeshttps://doi.org/10.1145/3648358openalex-snapshot
Distributed Graph Neural Network Training: A Survey
inferred← citeshttps://doi.org/10.1145/3656019.3689613openalex-snapshot
Chimera: Leveraging Hybrid Offsets for Efficient Data Prefetching
inferred← citeshttps://doi.org/10.1145/3663672openalex-snapshot
Survey on Redundancy Based-Fault tolerance methods for Processors and Hardware accelerators - Trends in Quantum Computing, Heterogeneous Systems and Reliability
inferred← citeshttps://doi.org/10.1145/857076.857077openalex-snapshot
A brief history of just-in-time
inferred← citeshttps://doi.org/10.1145/980152.980157openalex-snapshot
Temperature-aware microarchitecture
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.