On the public citation graph

Silicon-correlated Simulation Methodology of EM Side-channel Leakage Analysis

https://doi.org/10.1145/3568957
0 signed · 40 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11935308_38openalex-snapshot
Threshold Implementations Against Side-Channel Attacks and Glitches
inferredcites →https://doi.org/10.1007/13389.2190-8516openalex-snapshot
Journal of Cryptographic Engineering
inferredcites →https://doi.org/10.1007/3-540-44709-1_21openalex-snapshot
Electromagnetic Analysis: Concrete Results
inferredcites →https://doi.org/10.1007/3-540-45418-7_17openalex-snapshot
ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards
inferredcites →https://doi.org/10.1007/3-540-48059-5_15openalex-snapshot
DES and Differential Power Analysis The “Duplication” Method
inferredcites →https://doi.org/10.1007/3-540-48405-1_25openalex-snapshot
Differential Power Analysis
inferredcites →https://doi.org/10.1007/3-540-48405-1_26openalex-snapshot
Towards Sound Approaches to Counteract Power-Analysis Attacks
inferredcites →https://doi.org/10.1007/978-3-642-01004-0_13openalex-snapshot
Evaluating Resistance of MCML Technology to Power Analysis Attacks Using a Simulation-Based Methodology
inferredcites →https://doi.org/10.1007/978-3-642-04138-9_15openalex-snapshot
A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
inferredcites →https://doi.org/10.1007/s13389-014-0080-zopenalex-snapshot
Understanding the limitations and improving the relevance of SPICE simulations in side-channel security evaluations
inferredcites →https://doi.org/10.1016/j.vlsi.2005.12.013openalex-snapshot
Power and electromagnetic analysis: Improved model, consequences and comparisons
inferredcites →https://doi.org/10.1109/cicc.2004.1358696openalex-snapshot
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference
inferredcites →https://doi.org/10.1109/cicc.2004.1358869openalex-snapshot
Full-chip vectorless dynamic power integrity analysis and verification against 100uV/100ps-resolution measurement
inferredcites →https://doi.org/10.1109/date.2004.1268856openalex-snapshot
A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
inferredcites →https://doi.org/10.1109/date.2009.5090743openalex-snapshot
Enhancing correlation electromagnetic attack using planar near-field cartography
inferredcites →https://doi.org/10.1109/host49136.2021.9702270openalex-snapshot
Multiphysics Simulation of EM Side-Channels from Silicon Backside with ML-based Auto-POI Identification
inferredcites →https://doi.org/10.1109/iccad.2017.8203769openalex-snapshot
Efficient simulation of EM side-channel attack resilience
inferredcites →https://doi.org/10.1109/ises50453.2020.00038openalex-snapshot
Fast and Comprehensive Simulation Methodology for Layout-Based Power-Noise Side-Channel Leakage Analysis
inferredcites →https://doi.org/10.1109/jssc.2009.2034081openalex-snapshot
Securing Encryption Systems With a Switched Capacitor Current Equalizer
inferredcites →https://doi.org/10.1109/lemcpa.2020.2978624openalex-snapshot
A Fast Side-Channel Leakage Simulation Technique Based on IC Chip Power Modeling
inferredcites →https://doi.org/10.1109/tcad.2021.3092297openalex-snapshot
Checking Robustness Against EM Side-Channel Attacks Prior to Manufacturing
inferredcites →https://doi.org/10.1109/tcad.43openalex-snapshot
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
inferredcites →https://doi.org/10.1109/temc.2006.890168openalex-snapshot
Modeling Magnetic Radiations of Electronic Circuits Using Near-Field Scanning Method
inferredcites →https://doi.org/10.1109/temc.2007.902194openalex-snapshot
Applications of the Near-Field Techniques in EMC Investigations
inferredcites →https://doi.org/10.1109/temc.2012.2207726openalex-snapshot
An Improved Dipole-Moment Model Based on Near-Field Scanning for Characterizing Near-Field Coupling and Far-Field Radiation From an IC
inferredcites →https://doi.org/10.1145/1065579.1065640openalex-snapshot
Simulation models for side-channel information leaks
inferredcites →https://doi.org/10.1145/2676548openalex-snapshot
Gate-Level Information Flow Tracking for Security Lattices
inferredcites →https://doi.org/10.1145/3383445openalex-snapshot
SCRIPT
inferredcites →https://doi.org/10.23919/date48585.2020.9116468openalex-snapshot
Sweeping for Leakage in Masked Circuit Layouts
inferredcites →https://doi.org/10.23919/date48585.2020.9116483openalex-snapshot
Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1109/ectc51909.2023.00162openalex-snapshot
A Si-Interposer with Buried Cu Metal Stripes and Bonded to Si-Substrate Backside for Security IC Chips
inferred← citeshttps://doi.org/10.1109/ets69887.2026.11591631openalex-snapshot
Bridging the Speed-Accuracy Gap: Layout-Aware Pre-Silicon Side-Channel Analysis
inferred← citeshttps://doi.org/10.1109/host55342.2024.10545412openalex-snapshot
Photon Emission Modeling and Machine-Learning Assisted Pre-Silicon Optical Side-Channel Simulation
inferred← citeshttps://doi.org/10.1109/iccad57390.2023.10323883openalex-snapshot
EMSim+: Accelerating Electromagnetic Security Evaluation with Generative Adversarial Network
inferred← citeshttps://doi.org/10.1109/iscas56072.2025.11044219openalex-snapshot
Low-Clock Latency SDRR-Based AES
inferred← citeshttps://doi.org/10.1109/isocc62682.2024.10762019openalex-snapshot
Si-Backside Side-Channel Leakage Measurement and Simulation
inferred← citeshttps://doi.org/10.1109/itc-asia71864.2026.11710878openalex-snapshot
Diff4EM: Conditional Diffusion with Signal Decomposition for Pre-Silicon Electromagnetic Security Evaluation
inferred← citeshttps://doi.org/10.1109/ojsscs.2024.3499967openalex-snapshot
Si Substrate Backside—An Emerging Physical Attack Surface for Secure ICs in Flip Chip Packaging
inferred← citeshttps://doi.org/10.1109/paine58317.2023.10317979openalex-snapshot
Potential of Unsupervised Deep Learning for Detection of EM Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/tifs.2024.3483551openalex-snapshot
EMSim+: Accelerating Electromagnetic Security Evaluation With Generative Adversarial Network and Transfer Learning
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.