On the public citation graph

A Novel Modeling Attack Resistant PUF Design based on Non-linear Voltage Transfer Characteristics

0 signed · 82 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-030-89915-8_14openalex-snapshot
Enhancing the Resiliency of Multi-bit Parallel Arbiter-PUF and Its Derivatives Against Power Attacks
inferred← citeshttps://doi.org/10.1007/978-3-031-35504-2_2openalex-snapshot
The Finger in the Power: How to Fingerprint PCs by Monitoring Their Power Consumption
inferred← citeshttps://doi.org/10.1007/978-3-319-14971-4_1openalex-snapshot
Disorder-Based Security Hardware: An Overview
inferred← citeshttps://doi.org/10.1007/978-981-13-8379-3_4openalex-snapshot
Applications of Resistive Switching Memory as Hardware Security Primitive
inferred← citeshttps://doi.org/10.1007/s13389-019-00204-8openalex-snapshot
Why attackers lose: design and security analysis of arbitrarily large XOR arbiter PUFs
inferred← citeshttps://doi.org/10.1007/s13389-021-00283-6openalex-snapshot
Secret-free security: a survey and tutorial
inferred← citeshttps://doi.org/10.1007/s41635-019-00071-zopenalex-snapshot
Design of Robust, High-Entropy Strong PUFs via Weightless Neural Network
inferred← citeshttps://doi.org/10.1007/s41635-023-00138-yopenalex-snapshot
A Novel Physical Unclonable Function Based on Hybrid Current Mirror
inferred← citeshttps://doi.org/10.1016/j.vlsi.2016.11.005openalex-snapshot
A novel current controlled configurable RO PUF with improved security metrics
inferred← citeshttps://doi.org/10.1038/s41598-024-73839-1openalex-snapshot
Resilience evaluation of memristor based PUF against machine learning attacks
inferred← citeshttps://doi.org/10.1049/cds2.12004openalex-snapshot
Embedding delay‐based physical unclonable functions in networks‐on‐chip
inferred← citeshttps://doi.org/10.1049/el.2019.1538openalex-snapshot
Secure memristor replicator architecture with physical uncloneability
inferred← citeshttps://doi.org/10.1109/access.2020.2981447openalex-snapshot
On the Convergence of Artificial Intelligence and Distributed Ledger Technology: A Scoping Review and Future Research Agenda
inferred← citeshttps://doi.org/10.1109/access.2025.3590476openalex-snapshot
A Pre-Selection–Enhanced Arbiter PUF for Strengthening PUF-Based Authentication
inferred← citeshttps://doi.org/10.1109/asianhost.2016.7835567openalex-snapshot
RPUF: Physical Unclonable Function with Randomized Challenge to resist modeling attack
inferred← citeshttps://doi.org/10.1109/asianhost.2017.8353993openalex-snapshot
Polymorphic PUF: Exploiting reconfigurability of CPU+FPGA SoC to resist modeling attack
inferred← citeshttps://doi.org/10.1109/asianhost.2018.8607165openalex-snapshot
Defeating Strong PUF Modeling Attack via Adverse Selection of Challenge-Response Pairs
inferred← citeshttps://doi.org/10.1109/aspdac.2017.7858319openalex-snapshot
Securing the hardware of cyber-physical systems
inferred← citeshttps://doi.org/10.1109/aspdac.2018.8297289openalex-snapshot
A machine learning attack resistant multi-PUF design on FPGA
inferred← citeshttps://doi.org/10.1109/ats.2016.21openalex-snapshot
Efficient Attack on Non-linear Current Mirror PUF with Genetic Algorithm
inferred← citeshttps://doi.org/10.1109/cases.2018.8516874openalex-snapshot
Special Session: Advances and Throwbacks in Hardware-Assisted Security
inferred← citeshttps://doi.org/10.1109/comst.2024.3355168openalex-snapshot
Hardware Security for Internet of Things Identity Assurance
inferred← citeshttps://doi.org/10.1109/ddecs50862.2020.9095749openalex-snapshot
CMOS Differential Amplifier as a Physically Unclonable Function
inferred← citeshttps://doi.org/10.1109/dft.2017.8244433openalex-snapshot
Realizing strong PUF from weak PUF via neural computing
inferred← citeshttps://doi.org/10.1109/dft50435.2020.9250762openalex-snapshot
A Modelling Attack Resistant Low Overhead Memristive Physical Unclonable Function
inferred← citeshttps://doi.org/10.1109/ets56758.2023.10173941openalex-snapshot
SiCBit-PUF: Strong in-Cache Bitflip PUF Computation for Trusted SoCs
inferred← citeshttps://doi.org/10.1109/hst.2016.7495550openalex-snapshot
Machine learning resistant strong PUF: Possible or a pipe dream?
inferred← citeshttps://doi.org/10.1109/icstw55395.2022.00032openalex-snapshot
Combination Frequency Differencing for Identifying Design Weaknesses in Physical Unclonable Functions
inferred← citeshttps://doi.org/10.1109/ims3tw.2016.7524239openalex-snapshot
Security aspects of analog and mixed-signal circuits
inferred← citeshttps://doi.org/10.1109/indicon63790.2024.10958285openalex-snapshot
A Novel Temperature Resilient Mixed Signal PUF based on Current Starved Inverter for Digital Authentication
inferred← citeshttps://doi.org/10.1109/iolts.2017.8046200openalex-snapshot
VPUF: Voter based physical unclonable function with high reliability and modeling attack resistance
inferred← citeshttps://doi.org/10.1109/iolts.2019.8854387openalex-snapshot
On the Encryption of the Challenge in Physically Unclonable Functions
inferred← citeshttps://doi.org/10.1109/iscas.2017.8050838openalex-snapshot
FPGA-based strong PUF with increased uniqueness and entropy properties
inferred← citeshttps://doi.org/10.1109/iscas56072.2025.11044148openalex-snapshot
Design of Reliable and Modeling-Attack Resistant Strong PUFs for Lightweight Applications
inferred← citeshttps://doi.org/10.1109/isdcs52006.2021.9397896openalex-snapshot
PUF Based Hardware Security: A Review
inferred← citeshttps://doi.org/10.1109/ises54909.2022.00029openalex-snapshot
A novel mixed-signal PUF based on Current Mirror Inverter
inferred← citeshttps://doi.org/10.1109/isqed.2017.7918334openalex-snapshot
FPGA implementation of modeling attack resistant arbiter PUF with enhanced reliability
inferred← citeshttps://doi.org/10.1109/isqed48828.2020.9137057openalex-snapshot
Efficient Transfer Learning on Modeling Physical Unclonable Functions
inferred← citeshttps://doi.org/10.1109/isqed54688.2022.9806260openalex-snapshot
Strong PUF Security Metrics: Response Sensitivity to Small Challenge Perturbations
inferred← citeshttps://doi.org/10.1109/itc-asia62534.2024.10661356openalex-snapshot
PFO PUF: A Lightweight Parallel Feed Obfuscation PUF Resistant to Machine Learning Attacks
inferred← citeshttps://doi.org/10.1109/jetcas.2021.3062413openalex-snapshot
Modeling Attack Resistant PUFs Based on Adversarial Attack Against Machine Learning
inferred← citeshttps://doi.org/10.1109/jetcas.2021.3084400openalex-snapshot
Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security
inferred← citeshttps://doi.org/10.1109/jiot.2021.3065836openalex-snapshot
Novel Strong-PUF-Based Authentication Protocols Leveraging Shamir’s Secret Sharing
inferred← citeshttps://doi.org/10.1109/jiot.2023.3314058openalex-snapshot
A Lightweight Authentication Protocol Against Modeling Attacks Based on a Novel LFSR-APUF
inferred← citeshttps://doi.org/10.1109/jstqe.2023.3257741openalex-snapshot
Non Fungible Gratings as Physical Unclonable Functions
inferred← citeshttps://doi.org/10.1109/mocast57943.2023.10176643openalex-snapshot
MetaSPICE: Metaprogramming SPICE Framework for the Design Space Exploration of PUF Circuits
inferred← citeshttps://doi.org/10.1109/mtv.2017.14openalex-snapshot
iPUF: Interconnect PUF with Self-Masking Circuit for Performance Enhancement
inferred← citeshttps://doi.org/10.1109/mwscas57524.2023.10405902openalex-snapshot
Diode-Triode Current Mirror Inverter PUF: A Novel Mixed-Signal Low Power Analog PUF
inferred← citeshttps://doi.org/10.1109/natw.2017.7938023openalex-snapshot
Peer pressure on identity: On requirements for disambiguating PUFs in noisy environment
inferred← citeshttps://doi.org/10.1109/sec.2018.00059openalex-snapshot
Lightweight Hardware Based Secure Authentication Scheme for Fog Computing
inferred← citeshttps://doi.org/10.1109/siprocess.2018.8600484openalex-snapshot
A Modeling Attack Resistant R-XOR APUF Based on FPGA
inferred← citeshttps://doi.org/10.1109/southeastcon51012.2023.10115166openalex-snapshot
Development of Course Modules in Python for Hardware Security Education
inferred← citeshttps://doi.org/10.1109/tc.2021.3049543openalex-snapshot
Voltage Over-Scaling-Based Lightweight Authentication for IoT Security
inferred← citeshttps://doi.org/10.1109/tcad.2018.2801224openalex-snapshot
Deterministic and Probabilistic Diagnostic Challenge Generation for Arbiter Physical Unclonable Function
inferred← citeshttps://doi.org/10.1109/tcad.2019.2962115openalex-snapshot
Approximation Attacks on Strong PUFs
inferred← citeshttps://doi.org/10.1109/tcad.2022.3197696openalex-snapshot
FLAM-PUF: A Response–Feedback-Based Lightweight Anti-Machine-Learning-Attack PUF
inferred← citeshttps://doi.org/10.1109/tce.2021.3139356openalex-snapshot
Realizing Robust, Lightweight Strong PUFs for Securing Smart Grids
inferred← citeshttps://doi.org/10.1109/tcsi.2018.2855061openalex-snapshot
A Low Power Diode-Clamped Inverter-Based Strong Physical Unclonable Function for Robust and Lightweight Authentication
inferred← citeshttps://doi.org/10.1109/tcsi.2020.3028508openalex-snapshot
Set-Based Obfuscation for Strong PUFs Against Machine Learning Attacks
inferred← citeshttps://doi.org/10.1109/tcsi.2021.3067319openalex-snapshot
NoPUF: A Novel PUF Design Framework Toward Modeling Attack Resistant PUFs
inferred← citeshttps://doi.org/10.1109/tdsc.2025.3632835openalex-snapshot
A Parallel Feedback Obfuscation Strong PUF Against Machine-Learning Modeling Attacks and Lightweight Authentication Protocol
inferred← citeshttps://doi.org/10.1109/tetc.2019.2935465openalex-snapshot
A Flip-Flop Based Arbiter Physical Unclonable Function (APUF) Design with High Entropy and Uniqueness for FPGA Implementation
inferred← citeshttps://doi.org/10.1109/tifs.2018.2870835openalex-snapshot
Reliable and Modeling Attack Resistant Authentication of Arbiter PUF in FPGA Implementation With Trinary Quadruple Response
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2924081openalex-snapshot
Design and Evaluation of a Printed Analog-Based Differential Physical Unclonable Function
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2943686openalex-snapshot
Interconnect-Based PUF With Signature Uniqueness Enhancement
inferred← citeshttps://doi.org/10.1142/s0218126621300099openalex-snapshot
A Survey on the Susceptibility of PUFs to Invasive, Semi-Invasive and Noninvasive Attacks: Challenges and Opportunities for Future Directions
inferred← citeshttps://doi.org/10.1145/2940326openalex-snapshot
Security Analysis of Arbiter PUF and Its Lightweight Compositions Under Predictability Test
inferred← citeshttps://doi.org/10.1145/3411504.3421220openalex-snapshot
SoK
inferred← citeshttps://doi.org/10.1145/3517811openalex-snapshot
All-spin PUF: An Area-efficient and Reliable PUF Design with Signature Improvement for Spin-transfer Torque Magnetic Cell-based All-spin Circuits
inferred← citeshttps://doi.org/10.1587/elex.21.20240336openalex-snapshot
Low-cost anti-modeling attack PUF circuit based on configurable APUF
inferred← citeshttps://doi.org/10.23919/date.2017.7927076openalex-snapshot
Sensitized path PUF: A lightweight embedded physical unclonable function
inferred← citeshttps://doi.org/10.23919/date.2018.8342054openalex-snapshot
Cost-efficient design for modeling attacks resistant PUFs
inferred← citeshttps://doi.org/10.23919/date48585.2020.9116428openalex-snapshot
Effect of Aging on PUF Modeling Attacks based on Power Side-Channel Observations
inferred← citeshttps://doi.org/10.23919/date51398.2021.9474137openalex-snapshot
Making Obfuscated PUFs Secure Against Power Side-Channel Based Modeling Attacks
inferred← citeshttps://doi.org/10.23919/date64628.2025.10992979openalex-snapshot
CAS-PUF: Current-Mode Array-Type Strong PUF for Secure Computing in Area Constrained SoCs
inferred← citeshttps://doi.org/10.29007/7nl2openalex-snapshot
Why Attackers Lose: Design and Security Analysis of Arbitrarily Large XOR Arbiter PUFs
inferred← citeshttps://doi.org/10.32657/10220/46622openalex-snapshot
Arbiter PUF based FPGA chip identification and authentication methods with enhanced reliability and modeling attack resistance
inferred← citeshttps://doi.org/10.3390/app10030759openalex-snapshot
Embedded Analog Physical Unclonable Function System to Extract Reliable and Unique Security Keys
inferred← citeshttps://doi.org/10.3390/electronics11050772openalex-snapshot
A Lightweight and Practical Anonymous Authentication Protocol Based on Bit-Self-Test PUF
inferred← citeshttps://doi.org/10.3390/electronics9050815openalex-snapshot
Lightweight Modeling Attack-Resistant Multiplexer-Based Multi-PUF (MMPUF) Design on FPGA
inferred← citeshttps://doi.org/10.4218/etrij.2019-0081openalex-snapshot
Design and implementation of an improved MA‐APUF with higher uniqueness and security
inferred← citeshttps://doi.org/10.46586/tches.v2020.i3.97-120openalex-snapshot
Splitting the Interpose PUF: A Novel Modeling Attack Strategy
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.