On the public citation graph
Resource constrained scheduling of uniform algorithms
0 signed · 74 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4615-3506-5_4openalex-snapshot
Compiler Techniques for Massive Parallel Architectures
inferredcites →https://doi.org/10.1007/978-3-642-95432-0_7openalex-snapshot
Optimizing Synchronous Circuitry by Retiming (Preliminary Version)
inferredcites →https://doi.org/10.1007/bf00925829openalex-snapshot
Synthesis of ASIC regular arrays for real-time image processing systems
inferredcites →https://doi.org/10.1007/bf00927832openalex-snapshot
Numerical integration of partial differential equations using principles of multidimensional wave digital filters
inferredcites →https://doi.org/10.1007/bf02253685openalex-snapshot
Spacetime representations of computational structures
inferredcites →https://doi.org/10.1016/0167-9260(93)90013-3openalex-snapshot
Partitioning of processor arrays: a piecewise regular approach
inferredcites →https://doi.org/10.1051/ro/1988220302431openalex-snapshot
Parametric integer programming
inferredcites →https://doi.org/10.1080/00401706.1968.10490578openalex-snapshot
Introduction to Operations Research
inferredcites →https://doi.org/10.1109/12.123393openalex-snapshot
Optimization of computation time for systolic arrays
inferredcites →https://doi.org/10.1109/12.2206openalex-snapshot
Theory of clocking for maximum execution overlap of high-speed digital systems
inferredcites →https://doi.org/10.1109/12.30873openalex-snapshot
Minimum distance: a method for partitioning recurrences for multiprocessors
inferredcites →https://doi.org/10.1109/43.31522openalex-snapshot
Force-directed scheduling for the behavioral synthesis of ASICs
inferredcites →https://doi.org/10.1109/43.3169openalex-snapshot
Sehwa: a software package for synthesis of pipelines from behavioral specifications
inferredcites →https://doi.org/10.1109/43.75629openalex-snapshot
A formal approach to the scheduling problem in high level synthesis
inferredcites →https://doi.org/10.1109/5.4402openalex-snapshot
Regular iterative algorithms and their implementation on processor arrays
inferredcites →https://doi.org/10.1109/5.52214openalex-snapshot
The high-level synthesis of digital systems
inferredcites →https://doi.org/10.1109/71.97902openalex-snapshot
A loop transformation theory and an algorithm to maximize parallelism
inferredcites →https://doi.org/10.1109/asap.1993.397120openalex-snapshot
Scheduling partitioned algorithms on processor arrays with limited communication supports
inferredcites →https://doi.org/10.1109/fmpc.1990.89491openalex-snapshot
Massive parallelism through program restructuring
inferredcites →https://doi.org/10.1109/iscas.1989.100823openalex-snapshot
On the design of piecewise regular processor arrays
inferredcites →https://doi.org/10.1109/proc.1983.12532openalex-snapshot
On the design of algorithms for VLSI systolic arrays
inferredcites →https://doi.org/10.1109/proc.1984.12944openalex-snapshot
On supercomputing with systolic/wavefront array processors
inferredcites →https://doi.org/10.1109/tc.1981.1675826openalex-snapshot
Some Experiments in Local Microcode Compaction for Horizontal Machines
inferredcites →https://doi.org/10.1109/tcad.1983.1270016openalex-snapshot
A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic
inferredcites →https://doi.org/10.1109/vlsisp.1993.404464openalex-snapshot
Synthesis methods for domain-specific multiprocessor systems including memory design
inferredcites →https://doi.org/10.1145/321406.321418openalex-snapshot
The Organization of Computations for Uniform Recurrence Equations
inferredcites →https://doi.org/10.1145/773453.808184openalex-snapshot
Automatic synthesis of systolic arrays from uniform recurrent equations
inferredcites →https://doi.org/10.1145/800015.808184openalex-snapshot
Automatic synthesis of systolic arrays from uniform recurrent equations
inferredcites →https://doi.org/10.2307/253980openalex-snapshot
Theory of Linear and Integer Programming
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/0-306-48706-3_13openalex-snapshot
Application-Domain-Driven System Design for Pervasive Video Processing
inferred← citeshttps://doi.org/10.1007/11823285_125openalex-snapshot
Efficient Realization of Data Dependencies in Algorithm Partitioning Under Resource Constraints
inferred← citeshttps://doi.org/10.1007/3-540-44743-1_5openalex-snapshot
Design Space Exploration for Massively Parallel Processor Arrays
inferred← citeshttps://doi.org/10.1007/3-540-45874-3_9openalex-snapshot
Generation of Distributed Loop Control
inferred← citeshttps://doi.org/10.1007/3-540-48311-x_52openalex-snapshot
Localization of Data Transfer in Processor Arrays
inferred← citeshttps://doi.org/10.1007/978-3-319-46140-3_5openalex-snapshot
Accurate Optimization Method for Allocation of Heterogeneous Resources in Embedded Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-00454-4_23openalex-snapshot
Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis
inferred← citeshttps://doi.org/10.1007/bf02407086openalex-snapshot
Rate-optimal schedule for multi-rate DSP computations
inferred← citeshttps://doi.org/10.1007/bfb0025030openalex-snapshot
A system for designing parallel processor arrays
inferred← citeshttps://doi.org/10.1007/bfb0057962openalex-snapshot
Design of processor arrays for real-time applications
inferred← citeshttps://doi.org/10.1007/s11265-014-0891-2openalex-snapshot
Compact Code Generation for Tightly-Coupled Processor Arrays
inferred← citeshttps://doi.org/10.1016/0167-9260(95)00022-4openalex-snapshot
Resource-constrained scheduling of partitioned algorithms on processor arrays
inferred← citeshttps://doi.org/10.1016/j.jpdc.2003.04.002openalex-snapshot
Mapping rectangular mesh algorithms onto asymptotically space-optimal arrays
inferred← citeshttps://doi.org/10.1016/j.jpdc.2008.08.004openalex-snapshot
A reindexing based approach towards mapping of DAG with affine schedules onto parallel embedded systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2008.08.007openalex-snapshot
A holistic approach for tightly coupled reconfigurable parallel processors
inferred← citeshttps://doi.org/10.1023/a:1007935215591openalex-snapshot
Partitioning Processor Arrays under Resource Constraints
inferred← citeshttps://doi.org/10.1023/a:1007956226232openalex-snapshot
Determining the Order of Processor Transactions in Statically Scheduled Multiprocessors
inferred← citeshttps://doi.org/10.1023/a:1011136427062openalex-snapshot
Design of Processor Arrays for Reconfigurable Architectures
inferred← citeshttps://doi.org/10.1023/a:1024447517501openalex-snapshot
Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms
inferred← citeshttps://doi.org/10.1080/07408179808966433openalex-snapshot
A formalism to structure and parallelize the integration of cooperative engineering design tasks
inferred← citeshttps://doi.org/10.1109/43.748156openalex-snapshot
Processor array design with FPGA area constraint
inferred← citeshttps://doi.org/10.1109/82.899644openalex-snapshot
Hierarchical pipelining and folding of QRD-RLS adaptive filters and its application to digital beamforming
inferred← citeshttps://doi.org/10.1109/acssc.2001.986970openalex-snapshot
Boundary control: a new distributed control architecture for space-time transformed (VLSI) processor arrays
inferred← citeshttps://doi.org/10.1109/asap.1996.542808openalex-snapshot
Scheduling of partitioned regular algorithms on processor arrays with constrained resources
inferred← citeshttps://doi.org/10.1109/asap.1997.606826openalex-snapshot
Determination of the processor functionality in the design of processor arrays
inferred← citeshttps://doi.org/10.1109/asap.2000.862405openalex-snapshot
Generation of scheduling functions supporting LSGP-partitioning
inferred← citeshttps://doi.org/10.1109/asap.2004.1342455openalex-snapshot
Resource constrained and speculative scheduling of an algorithm class with run-time dependent conditionals
inferred← citeshttps://doi.org/10.1109/asap.2004.36openalex-snapshot
Resource constrained and speculative scheduling of an algorithm class with run-time dependent conditionals
inferred← citeshttps://doi.org/10.1109/asap.2009.21openalex-snapshot
Impact of Loop Tiling on the Controller Logic of Acceleration Engines
inferred← citeshttps://doi.org/10.1109/date.2007.364567openalex-snapshot
A Decomposition-based Constraint Optimization Approach for Statically Scheduling Task Graphs with Communication Delays to Multiprocessors
inferred← citeshttps://doi.org/10.1109/icassp.2000.860101openalex-snapshot
Hierarchical pipelining and folding of QRD-RLS adaptive filters
inferred← citeshttps://doi.org/10.1109/iccd.1995.528829openalex-snapshot
POM: a processor model for image processing
inferred← citeshttps://doi.org/10.1109/ipdps.2004.1303132openalex-snapshot
Mapping of regular nested loop programs to coarse-grained reconfigurable arrays .constraints and methodology
inferred← citeshttps://doi.org/10.1109/iscas.1996.541836openalex-snapshot
Synthesis of domain-specific heterogeneous multiprocessor systems: hybrid video coding schemes
inferred← citeshttps://doi.org/10.1109/parelec.2004.28openalex-snapshot
Dynamic Piecewise Linear/Regular Algorithms
inferred← citeshttps://doi.org/10.1109/pcee.2000.873608openalex-snapshot
High-level synthesis system (HLDESA) for processor arrays
inferred← citeshttps://doi.org/10.1109/pcee.2004.28openalex-snapshot
Dynamic Piecewise Linear/Regular Algorithms
inferred← citeshttps://doi.org/10.1145/1450058.1450079openalex-snapshot
Scheduling task dependence graphs with variable task execution times onto heterogeneous multiprocessors
inferred← citeshttps://doi.org/10.1145/564870.564895openalex-snapshot
Energy estimation of nested loop programs
inferred← citeshttps://doi.org/10.1504/ijes.2006.010170openalex-snapshot
Mapping a class of dependence algorithms to coarse-grained reconfigurable arrays: architectural parameters and methodology
inferred← citeshttps://doi.org/10.46298/dmtcs.305openalex-snapshot
Synthesis of space-time optimal systolic algorithms for the Cholesky factorization
inferred← citeshttps://doi.org/10.5555/1266366.1266381openalex-snapshot
A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.