On the public citation graph

Towards systolizing compilation

0 signed · 47 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1002/spe.4380200304openalex-snapshot
Code generation for a systolic computer
inferredcites →https://doi.org/10.1007/0-387-97226-9_25openalex-snapshot
A mechanically derived systolic implementation of pyramid initialization
inferredcites →https://doi.org/10.1007/3-540-18317-5_19openalex-snapshot
Mapping a single-assignment language onto the warp systolic array
inferredcites →https://doi.org/10.1007/3-540-51285-3_49openalex-snapshot
Single-assignment semantics for imperative programs
inferredcites →https://doi.org/10.1007/978-1-4613-1705-0openalex-snapshot
A Systolic Array Optimizing Compiler
inferredcites →https://doi.org/10.1007/978-1-4684-5511-3_15openalex-snapshot
The SDEF Systolic Programming System
inferredcites →https://doi.org/10.1007/bf00128176openalex-snapshot
Compiling parallel programs by optimizing performance
inferredcites →https://doi.org/10.1007/bf00265150openalex-snapshot
An incremental mechanical development of systolic solutions to the Algebraic Path Problem
inferredcites →https://doi.org/10.1007/bf00282618openalex-snapshot
The derivation of systolic implementations of programs
inferredcites →https://doi.org/10.1007/bf01558666openalex-snapshot
Synthesizing systolic arrays with control signals from recurrence equations
inferredcites →https://doi.org/10.1007/bf01888228openalex-snapshot
The projection of systolic programs
inferredcites →https://doi.org/10.1007/bf02253318openalex-snapshot
A systolic array algorithm for the algebraic path problem (shortest paths; Matrix inversion)
inferredcites →https://doi.org/10.1007/bf02309554openalex-snapshot
An orthogonal systolic array for the algebraic path problem
inferredcites →https://doi.org/10.1007/bf02477176openalex-snapshot
The mapping of linear recurrence equations on regular arrays
inferredcites →https://doi.org/10.1016/0167-6423(82)90003-xopenalex-snapshot
A methodology for programming with concurrency: the formalism
inferredcites →https://doi.org/10.1016/0167-8191(90)90105-iopenalex-snapshot
Synthesizing systolic arrays from recurrence equations
inferredcites →https://doi.org/10.1016/0743-7315(89)90030-0openalex-snapshot
Designing linear systolic arrays
inferredcites →https://doi.org/10.1016/s0167-5060(08)x7016-5openalex-snapshot
Linear and Combinatorial Optimization in Ordered Algebraic Structures
inferredcites →https://doi.org/10.1016/s0304-0208(13)73561-8openalex-snapshot
Annals of Discrete Mathematics
inferredcites →https://doi.org/10.1109/12.9735openalex-snapshot
Synthesizing linear array algorithms from nested FOR loop algorithms
inferredcites →https://doi.org/10.1109/5.4395openalex-snapshot
Magnitude locked loop
inferredcites →https://doi.org/10.1109/5.4402openalex-snapshot
Regular iterative algorithms and their implementation on processor arrays
inferredcites →https://doi.org/10.1109/arrays.1988.18080openalex-snapshot
Broadcast removal in systolic algorithms
inferredcites →https://doi.org/10.1109/icassp.1988.197025openalex-snapshot
Converting sequential iterative algorithms to recurrent equations for automatic design of systolic arrays
inferredcites →https://doi.org/10.1109/proc.1987.13882openalex-snapshot
Array architectures for iterative algorithms
inferredcites →https://doi.org/10.1109/spdp.1990.143566openalex-snapshot
The formal derivation of distributed programs from systolic arrays
inferredcites →https://doi.org/10.1109/tc.1986.1676652openalex-snapshot
Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays
inferredcites →https://doi.org/10.1109/tc.1987.1676945openalex-snapshot
Optimal Systolic Design for the Transitive Closure and the Shortest Path Problems
inferredcites →https://doi.org/10.1109/tc.1987.5009502openalex-snapshot
The Warp Computer: Architecture, Implementation, and Performance
inferredcites →https://doi.org/10.1109/tcad.1987.1270243openalex-snapshot
ADVIS: A Software Package for the Design of Systolic Arrays
inferredcites →https://doi.org/10.1145/773453.808184openalex-snapshot
Automatic synthesis of systolic arrays from uniform recurrent equations
inferredcites →https://doi.org/10.1145/800015.808184openalex-snapshot
Automatic synthesis of systolic arrays from uniform recurrent equations

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/3-540-55160-3_52openalex-snapshot
The synthesis of systolic programs
inferred← citeshttps://doi.org/10.1007/3-540-56883-2_17openalex-snapshot
A systolizing compilation scheme for nested loops with linear bounds
inferred← citeshttps://doi.org/10.1007/3-540-58430-7_16openalex-snapshot
Systematic approach and software tool for systolic design
inferred← citeshttps://doi.org/10.1007/3-540-62064-8_16openalex-snapshot
Derivation of explicitly parallel code from declarative program by transformations
inferred← citeshttps://doi.org/10.1007/978-1-4615-3506-5_4openalex-snapshot
Compiler Techniques for Massive Parallel Architectures
inferred← citeshttps://doi.org/10.1007/bf00925834openalex-snapshot
A systolic array for pyramidal algorithms
inferred← citeshttps://doi.org/10.1007/s11265-014-0891-2openalex-snapshot
Compact Code Generation for Tightly-Coupled Processor Arrays
inferred← citeshttps://doi.org/10.1016/0165-6074(95)00020-oopenalex-snapshot
Algorithm-architecture co-design by example: a coprocessor for on-line arithmetic
inferred← citeshttps://doi.org/10.1016/b978-0-444-88790-0.50009-5openalex-snapshot
Mapping Algorithms onto VLSI Architectures
inferred← citeshttps://doi.org/10.1016/b978-044482106-5/50011-9openalex-snapshot
A Case Study in Algorithm-Architecture Codesign
inferred← citeshttps://doi.org/10.1109/asap.2013.6567544openalex-snapshot
Loop program mapping and compact code generation for programmable hardware accelerators
inferred← citeshttps://doi.org/10.1109/pmmp.1993.315551openalex-snapshot
An experimental parallelizing systolic compiler for regular programs
inferred← citeshttps://doi.org/10.1109/spdp.1990.143566openalex-snapshot
The formal derivation of distributed programs from systolic arrays
inferred← citeshttps://doi.org/10.1145/2584660openalex-snapshot
Invasive Tightly-Coupled Processor Arrays
inferred← citeshttps://doi.org/10.5555/224659.224963openalex-snapshot
From functional equations to Occam programs: systolizing compilation
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.