On the public citation graph
A Complete Network-On-Chip Emulation Framework
0 signed · 129 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-540-45234-8_58openalex-snapshot
Networks on Chip as Hardware Components of an OS for Reconfigurable Systems
inferredcites →https://doi.org/10.1016/j.vlsi.2004.03.003openalex-snapshot
HERMES: an infrastructure for low area overhead packet-switching networks on chip
inferredcites →https://doi.org/10.1109/2.976921openalex-snapshot
Networks on chips: a new SoC paradigm
inferredcites →https://doi.org/10.1109/date.2004.1268999openalex-snapshot
×pipesCompiler: a tool for instantiating application specific networks on chip
inferredcites →https://doi.org/10.1109/date.2004.1269226openalex-snapshot
OCCN: a network-on-chip modeling and simulation framework
inferredcites →https://doi.org/10.1109/fpt.2003.1275726openalex-snapshot
Networking on chip with platform FPGAs
inferredcites →https://doi.org/10.1109/hldvt.2002.1224419openalex-snapshot
VHDL-based simulation environment for Proteo NoC
inferredcites →https://doi.org/10.1109/icvd.2004.1261011openalex-snapshot
NoCGEN:a template based reuse methodology for Networks On Chip architecture
inferredcites →https://doi.org/10.1109/ipdps.2004.1303115openalex-snapshot
Integrated modeling and generation of a reconfigurable network-on-chip
inferredcites →https://doi.org/10.1109/isvlsi.2002.1016885openalex-snapshot
A network on chip architecture and design methodology
inferredcites →https://doi.org/10.1109/iwsoc.2004.49openalex-snapshot
Network on chip simulations for benchmarking
inferredcites →https://doi.org/10.1109/real.2003.1253273openalex-snapshot
Network-on-chip modeling for system-level multiprocessor simulation
inferredcites →https://doi.org/10.1109/sbcci.2003.1232824openalex-snapshot
SoCIN: a parametric and scalable network-on-chip
inferredcites →https://doi.org/10.1145/1331331.1331346openalex-snapshot
Fast exploration of bus-based communication architectures at the CCATB abstraction
inferredcites →https://doi.org/10.5555/774861.774893openalex-snapshot
Orion: a power-performance simulator for interconnection networks
inferredcites →https://doi.org/10.5555/968879.969127openalex-snapshot
Cost-performance trade-offs in networks on chip: a simulation-based approach
inferredcites →https://doi.org/10.5555/968879.969208openalex-snapshot
×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip
inferredcites →https://doi.org/10.5555/968880.969273openalex-snapshot
OCCN: a network-on-chip modeling and simulation framework
inferredcites →https://doi.org/10.5555/968880.969275openalex-snapshot
RASoC: a router soft-core for networks-on-chip
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-20227-3_13openalex-snapshot
A Framework for Network-On-Chip Comparison Based on OpenSPARC T2 Processor
inferred← citeshttps://doi.org/10.1007/978-3-642-40820-5_15openalex-snapshot
Software/Hardware Hybrid Network-on-Chip Simulation on FPGA
inferred← citeshttps://doi.org/10.1007/s00034-020-01411-zopenalex-snapshot
An Efficient FPGA-Based Network-on-Chip Simulation Framework Utilizing the Hard Blocks
inferred← citeshttps://doi.org/10.1007/s00607-020-00901-xopenalex-snapshot
FPGA friendly NoC simulation acceleration framework employing the hard blocks
inferred← citeshttps://doi.org/10.1007/s10617-011-9073-7openalex-snapshot
A quantitative evaluation of a Network on Chip design flow for multi-core consumer multimedia applications
inferred← citeshttps://doi.org/10.1007/s10617-022-09265-1openalex-snapshot
Emulation and verification framework for MPSoC based on NoC and RISC-V
inferred← citeshttps://doi.org/10.1007/s10766-008-0081-6openalex-snapshot
A Flexible Framework for Communication Evaluation in SoC Design
inferred← citeshttps://doi.org/10.1007/s10836-017-5646-0openalex-snapshot
Link Testing: a Survey of Current Trends in Network on Chip
inferred← citeshttps://doi.org/10.1007/s11277-020-07529-2openalex-snapshot
P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA
inferred← citeshttps://doi.org/10.1016/b978-012370521-1/50009-6openalex-snapshot
Design Methodologies and CAD Tool Flows for NoCs
inferred← citeshttps://doi.org/10.1016/j.micpro.2008.08.010openalex-snapshot
Long-range dependence and on-chip processor traffic
inferred← citeshttps://doi.org/10.1016/j.micpro.2010.01.001openalex-snapshot
A modeling tool for simulating and design of on-chip network systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2014.04.011openalex-snapshot
A parametric-based performance evaluation and design trade-offs for interconnect architectures using FPGAs for networks-on-chip
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.05.018openalex-snapshot
FBNoC: FPGA-based network on chip emulator for full-system architectural simulation of many-core systems
inferred← citeshttps://doi.org/10.1016/j.procs.2015.07.225openalex-snapshot
Methodological Framework for NoC Resources Dimensioning on FPGAs
inferred← citeshttps://doi.org/10.1016/j.simpat.2020.102088openalex-snapshot
Analysis of software and hardware-accelerated approaches to the simulation of unconventional interconnection networks
inferred← citeshttps://doi.org/10.1049/cp.2012.2554openalex-snapshot
Implementation of multi-slave interface for axi bus
inferred← citeshttps://doi.org/10.1109/apccas.2008.4746257openalex-snapshot
Design and performance evaluation of a 2D-mesh Network on Chip prototype using FPGA
inferred← citeshttps://doi.org/10.1109/asap.2006.5openalex-snapshot
A Generic Multi-Phase On-Chip Traffic Generation Environment
inferred← citeshttps://doi.org/10.1109/asap.2007.4429958openalex-snapshot
Scalable Multi-FPGA Platform for Networks-On-Chip Emulation
inferred← citeshttps://doi.org/10.1109/bec.2008.4657506openalex-snapshot
Architectural exploration tasks for on-chip embedded systems
inferred← citeshttps://doi.org/10.1109/ccece.2008.4564530openalex-snapshot
Early performance estimation in wormhole-switched Networks-on-Chip
inferred← citeshttps://doi.org/10.1109/cse.2014.117openalex-snapshot
Mathematical Models Applied to On-Chip Network on FPGA for Resource Estimation
inferred← citeshttps://doi.org/10.1109/date.2007.364577openalex-snapshot
An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip
inferred← citeshttps://doi.org/10.1109/ddecs.2008.4538765openalex-snapshot
Rapid Prototyping of NoC Architectures from a SystemC Specification
inferred← citeshttps://doi.org/10.1109/dsd.2008.130openalex-snapshot
Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform
inferred← citeshttps://doi.org/10.1109/eit.2006.252176openalex-snapshot
A System-level Network-on-Chip Simulation Framework with Analytical Interconnecting Wire Models
inferred← citeshttps://doi.org/10.1109/euc.2015.18openalex-snapshot
Dithering-Based Power and Thermal Management on FPGA-Based Multi-core Embedded Systems
inferred← citeshttps://doi.org/10.1109/fpl.2008.4629905openalex-snapshot
Exploring FPGA network on chip implementations across various application and network loads
inferred← citeshttps://doi.org/10.1109/fpl.2011.25openalex-snapshot
Generic Low-Latency NoC Router Architecture for FPGA Computing Systems
inferred← citeshttps://doi.org/10.1109/fpl.2011.70openalex-snapshot
Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System
inferred← citeshttps://doi.org/10.1109/fruct-ispit.2016.7561540openalex-snapshot
SystemC NoC simulation as the alternative to the HDL and high-level modeling
inferred← citeshttps://doi.org/10.1109/hsi.2008.4581419openalex-snapshot
Adaptive routing protocols validation in NoC systems via rapid prototyping
inferred← citeshttps://doi.org/10.1109/icasid.2009.5276901openalex-snapshot
Design and performance evaluation of virtual-channel based NoC
inferred← citeshttps://doi.org/10.1109/icasid.2009.5277006openalex-snapshot
Design of AXI bus based MPSoC on FPGA
inferred← citeshttps://doi.org/10.1109/icawst.2012.6469623openalex-snapshot
ONoC-SPL: Customized Network-on-Chip (NoC) architecture and prototyping for data-intensive computation applications
inferred← citeshttps://doi.org/10.1109/iccasm.2010.5623080openalex-snapshot
A simulation environment for Network-on-Chip based on SystemC
inferred← citeshttps://doi.org/10.1109/icccas.2010.5581852openalex-snapshot
Networks-on-chip emulator design with FPGA array
inferred← citeshttps://doi.org/10.1109/iccd.2006.4380845openalex-snapshot
A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models
inferred← citeshttps://doi.org/10.1109/iccsn.2016.7586615openalex-snapshot
Emulation platform for dedicated to adaptive MPSoC-based NoC architecture for the art authentication application
inferred← citeshttps://doi.org/10.1109/icess.symposia.2008.96openalex-snapshot
Analysis of Network on Chip Based on Longtium SoC
inferred← citeshttps://doi.org/10.1109/iciea.2009.5138241openalex-snapshot
A NoC performance evaluation platform supporting designs at multiple levels of abstraction
inferred← citeshttps://doi.org/10.1109/icseng.2017.44openalex-snapshot
A Scalable Parameterized NoC Emulator Built Upon Xilinx Virtex-7 FPGA
inferred← citeshttps://doi.org/10.1109/idt.2008.4802498openalex-snapshot
Multi-FPGA emulation of a 48-cores multiprocessor with NOC
inferred← citeshttps://doi.org/10.1109/ies.2006.357469openalex-snapshot
NOCDEX: Network on Chip Design Space Exploration Through Direct Execution and Options Selection Through Principal Component Analysis
inferred← citeshttps://doi.org/10.1109/ipta.2010.5586801openalex-snapshot
Exploration of an adaptive NoC architecture on FPGA dedicated to multi and hysperspectral algorithm for art authentication
inferred← citeshttps://doi.org/10.1109/ipta.2012.6469515openalex-snapshot
Case study: Deployment of the 2D NoC on 3D for the generation of large emulation platforms
inferred← citeshttps://doi.org/10.1109/iscas.2013.6572369openalex-snapshot
FPGA based single cycle, reconfigurable router for NoC applications
inferred← citeshttps://doi.org/10.1109/isie.2007.4374971openalex-snapshot
Mixed SW/SystemC SoC Emulation Framework
inferred← citeshttps://doi.org/10.1109/isqed.2018.8357275openalex-snapshot
Comparative study and prediction modeling of photonic ring Network on Chip architectures
inferred← citeshttps://doi.org/10.1109/itng.2009.186openalex-snapshot
Bus-Based and NoC Infrastructure Performance Emulation and Comparison
inferred← citeshttps://doi.org/10.1109/itng.2009.197openalex-snapshot
A NoC Emulation/Verification Framework
inferred← citeshttps://doi.org/10.1109/mascot.2009.5366697openalex-snapshot
Simulation environment for design and verification of Network-on-Chip and multi-core systems
inferred← citeshttps://doi.org/10.1109/mcas.2007.910029openalex-snapshot
Feature - NoC emulation: a tool and design flow for MPSoC
inferred← citeshttps://doi.org/10.1109/nocarc.2018.8541158openalex-snapshot
A Configurable RISC-V for NoC-Based MPSoCs: A Framework for Hardware Emulation
inferred← citeshttps://doi.org/10.1109/nocs.2007.18openalex-snapshot
Fast, Accurate and Detailed NoC Simulations
inferred← citeshttps://doi.org/10.1109/nocs.2014.7008760openalex-snapshot
Sampling-based approaches to accelerate network-on-chip simulation
inferred← citeshttps://doi.org/10.1109/nocs.2014.7008771openalex-snapshot
DiAMOND:Distributed alteration of messages for on-chip network debug
inferred← citeshttps://doi.org/10.1109/norchip.2010.5669447openalex-snapshot
A scalable, non-interfering, synthesizable Network-on-chip monitor
inferred← citeshttps://doi.org/10.1109/norchp.2006.329213openalex-snapshot
Clock Manipulation for Heterogeneous Emulation Environment
inferred← citeshttps://doi.org/10.1109/norchp.2007.4481073openalex-snapshot
Translating behavioral VHDL for emulation
inferred← citeshttps://doi.org/10.1109/paciia.2009.5406425openalex-snapshot
Design and evaluation of shared buffer based NoC
inferred← citeshttps://doi.org/10.1109/pdp.2016.79openalex-snapshot
Towards Architectural Design Space Exploration for Heterogeneous Manycores
inferred← citeshttps://doi.org/10.1109/reconfig.2008.74openalex-snapshot
A Fast Emulation-Based NoC Prototyping Framework
inferred← citeshttps://doi.org/10.1109/reconfig.2015.7393292openalex-snapshot
Analysis of FPGA and software approaches to simulate unconventional computer architectures
inferred← citeshttps://doi.org/10.1109/recosoc.2014.6861336openalex-snapshot
A hardware/software co-design reconfigurable Network-on-Chip FPGA emulation method
inferred← citeshttps://doi.org/10.1109/rme.2009.5201346openalex-snapshot
Implementation of a hardware branch-predictor evaluation platform based on FPGAs
inferred← citeshttps://doi.org/10.1109/rsp.2011.5929994openalex-snapshot
Generation of emulation platforms for NoC exploration on FPGA
inferred← citeshttps://doi.org/10.1109/rsp.2012.6380686openalex-snapshot
Case study: Deployment of the 2D NoC on 3D for the generation of large emulation platforms
inferred← citeshttps://doi.org/10.1109/rusautocon65989.2025.11177335openalex-snapshot
Development of a Graphical Configurator for Networks on a Chip
inferred← citeshttps://doi.org/10.1109/socc.2010.5784749openalex-snapshot
TERA: A FPGA-based trace-driven emulation framework for designing on-chip communication architectures
inferred← citeshttps://doi.org/10.1109/tc.2012.121openalex-snapshot
DART: A Programmable Architecture for NoC Simulation on FPGAs
inferred← citeshttps://doi.org/10.1109/tcad.2008.2010691openalex-snapshot
Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives
inferred← citeshttps://doi.org/10.1109/tcad.2019.2935051openalex-snapshot
SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch–Router Architecture
inferred← citeshttps://doi.org/10.1109/tie.2007.898279openalex-snapshot
Features, Design Tools, and Application Domains of FPGAs
inferred← citeshttps://doi.org/10.1109/tla.2021.9448553openalex-snapshot
An MPI-based MPSoC Platform in FPGA
inferred← citeshttps://doi.org/10.1109/vlsisoc.2006.313218openalex-snapshot
A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework
inferred← citeshttps://doi.org/10.1109/wict.2011.6141397openalex-snapshot
Notice of Violation of IEEE Publication Principles - Efficient RTL design of SoCWire BUS protocol
inferred← citeshttps://doi.org/10.1142/s021812661000689xopenalex-snapshot
CRITICAL-PATH DRIVEN ROUTERS FOR ON-CHIP NETWORKS
inferred← citeshttps://doi.org/10.1145/1120725.1120766openalex-snapshot
A flexible framework for communication evaluation in SoC design
inferred← citeshttps://doi.org/10.1145/1150343.1150364openalex-snapshot
Application driven traffic modeling for NoCs
inferred← citeshttps://doi.org/10.1145/1176254.1176277openalex-snapshot
Automatic phase detection for stochastic on-chip traffic generation
inferred← citeshttps://doi.org/10.1145/1508128.1508180openalex-snapshot
Small scale multiprocessor soft IP (SSM IP)
inferred← citeshttps://doi.org/10.1145/1973009.1973021openalex-snapshot
Multi-objective topology synthesis and FPGA prototyping framework of application specific network-on-chip
inferred← citeshttps://doi.org/10.1145/2039370.2039418openalex-snapshot
Exploiting temporal decoupling to accelerate trace-driven NoC emulation
inferred← citeshttps://doi.org/10.1145/2723772.2723779openalex-snapshot
Cycle-based Model to Evaluate Consistency Protocols within a Multi-protocol Compilation Tool-chain
inferred← citeshttps://doi.org/10.1145/2870633openalex-snapshot
Performance Evaluation of NoC-Based Multicore Systems
inferred← citeshttps://doi.org/10.1145/3120895.3120916openalex-snapshot
FPGA Accelerated NoC-Simulation
inferred← citeshttps://doi.org/10.1155/2013/936181openalex-snapshot
Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration
inferred← citeshttps://doi.org/10.12785/ijcds/050204openalex-snapshot
NoC Dimensioning from Mathematical Models
inferred← citeshttps://doi.org/10.1504/ijhpsa.2011.038053openalex-snapshot
A networks-on-chip emulation/verification framework
inferred← citeshttps://doi.org/10.2174/1874110x00802010142openalex-snapshot
The Environment for Mapping SystemC Multi-module Specifications onto NoC Architectures
inferred← citeshttps://doi.org/10.2200/s00772ed1v01y201704cac040openalex-snapshot
On-Chip Networks, Second Edition
inferred← citeshttps://doi.org/10.2478/9788366675216-007openalex-snapshot
Chapter 2: Literature Survey
inferred← citeshttps://doi.org/10.31274/etd-180810-340openalex-snapshot
A probabilistic approach to early communication performance estimation for electronic system-level design
inferred← citeshttps://doi.org/10.34917/1945265openalex-snapshot
Parameterizable network-on-chip emulation framework
inferred← citeshttps://doi.org/10.4018/ijertcs.2018070102openalex-snapshot
SystemC Language Usage as the Alternative to the HDL and High-level Modeling for NoC Simulation
inferred← citeshttps://doi.org/10.5555/1266366.1266393openalex-snapshot
Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip
inferred← citeshttps://doi.org/10.6100/ir642929openalex-snapshot
A composable and predictable on-chip interconnect
inferred← citeshttps://doi.org/10.70675/9fd917f9z3eb7z4e3fz9014z3fcd0b8a3805openalex-snapshot
Exploration d'architectures génériques sur FPGA pour des algorithmes d'imagerie multispectrale
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.