On the public citation graph
Conditional Speculation: An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks
0 signed · 100 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/11605805_1openalex-snapshot
Cache Attacks and Countermeasures: The Case of AES
inferredcites →https://doi.org/10.1007/978-3-319-40667-1_14openalex-snapshot
Flush+Flush: A Fast and Stealthy Cache Attack
inferredcites →https://doi.org/10.1007/978-3-319-62105-0_11openalex-snapshot
KASLR is Dead: Long Live KASLR
inferredcites →https://doi.org/10.1109/cloud.2013.21openalex-snapshot
A Server-Side Solution to Cache-Based Side-Channel Attacks in the Cloud
inferredcites →https://doi.org/10.1109/discex.2000.821514openalex-snapshot
Buffer overflows: attacks and defenses for the vulnerability of the decade
inferredcites →https://doi.org/10.1109/hpca.2016.7446082openalex-snapshot
CATalyst: Defeating last-level cache side channel attacks in cloud computing
inferredcites →https://doi.org/10.1109/isca.1990.134546openalex-snapshot
The TLB slice-a low-cost high-speed address translation mechanism
inferredcites →https://doi.org/10.1109/mdat.2024.3352537openalex-snapshot
Spectre Returns! Speculation Attacks Using the Return Stack Buffer
inferredcites →https://doi.org/10.1109/micro.2018.00042openalex-snapshot
InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy
inferredcites →https://doi.org/10.1109/micro.2018.00083openalex-snapshot
DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors
inferredcites →https://doi.org/10.1109/sp.2011.22openalex-snapshot
Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice
inferredcites →https://doi.org/10.1109/sp.2015.43openalex-snapshot
Last-Level Cache Side-Channel Attacks are Practical
inferredcites →https://doi.org/10.1109/sp.2019.00002openalex-snapshot
Spectre Attacks: Exploiting Speculative Execution
inferredcites →https://doi.org/10.1109/tse.2019.2953709openalex-snapshot
oo7: Low-Overhead Defense Against Spectre Attacks via Program Analysis
inferredcites →https://doi.org/10.1145/1186736.1186737openalex-snapshot
SPEC CPU2006 benchmark descriptions
inferredcites →https://doi.org/10.1145/1519065.1519076openalex-snapshot
Towards practical page coloring-based multicore cache management
inferredcites →https://doi.org/10.1145/3079856.3080222openalex-snapshot
Secure Hierarchy-Aware Cache Replacement Policy (SHARP)
inferredcites →https://doi.org/10.1145/325096.325161openalex-snapshot
The TLB slice—a low-cost high-speed address translation mechanism
inferredcites →https://doi.org/10.1147/jrd.2014.2376112openalex-snapshot
IBM POWER8 processor core microarchitecture
inferredcites →https://doi.org/10.48550/arxiv.1801.04084openalex-snapshot
Speculose: Analyzing the Security Implications of Speculative Execution in CPUs
inferredcites →https://doi.org/10.48550/arxiv.1802.03802openalex-snapshot
MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols
inferredcites →https://doi.org/10.48550/arxiv.1806.05179openalex-snapshot
SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation
inferredcites →https://doi.org/10.5281/zenodo.55454openalex-snapshot
Cache Template Attacks: Automating Attacks On Inclusive Last-Level Caches
inferredcites →https://doi.org/10.5555/563998.564028openalex-snapshot
A high-speed dynamic instruction scheduling scheme for superscalar processors
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-030-54997-8_21openalex-snapshot
An Abstract Semantics of Speculative Execution for Reasoning About Security Vulnerabilities
inferred← citeshttps://doi.org/10.1007/978-3-030-62707-2_1openalex-snapshot
CIST: A Threat Modelling Approach for Hardware Supply Chain Security
inferred← citeshttps://doi.org/10.1007/978-3-030-80825-9_8openalex-snapshot
Specularizer : Detecting Speculative Execution Attacks via Performance Tracing
inferred← citeshttps://doi.org/10.1007/s11390-021-1249-4openalex-snapshot
Secure Speculation via Speculative Secret Flow Tracking
inferred← citeshttps://doi.org/10.1007/s11390-021-1253-8openalex-snapshot
A Novel Probabilistic Saturating Counter Design for Secure Branch Predictor
inferred← citeshttps://doi.org/10.1007/s12652-021-03628-5openalex-snapshot
Trilochan: a solution to detect cross-VM direct timing attack
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103107openalex-snapshot
SecurityCloak: Protection against cache timing and speculative memory access attacks
inferred← citeshttps://doi.org/10.1109/access.2025.3555139openalex-snapshot
A Decade in Software-Based Side and Covert Channel Attacks and Countermeasures: A Survey
inferred← citeshttps://doi.org/10.1109/eurosp51992.2021.00048openalex-snapshot
Bypassing memory safety mechanisms through speculative control flow hijacks
inferred← citeshttps://doi.org/10.1109/eurosp57164.2023.00044openalex-snapshot
SoK: Analysis of Root Causes and Defense Strategies for Attacks on Microarchitectural Optimizations
inferred← citeshttps://doi.org/10.1109/host49136.2021.9702278openalex-snapshot
Automated Detection of Spectre and Meltdown Attacks Using Explainable Machine Learning
inferred← citeshttps://doi.org/10.1109/host54066.2022.9839828openalex-snapshot
SpecPref: High Performing Speculative Attacks Resilient Hardware Prefetchers
inferred← citeshttps://doi.org/10.1109/hpca51647.2021.00014openalex-snapshot
New Models for Understanding and Reasoning about Speculative Execution Attacks
inferred← citeshttps://doi.org/10.1109/hpca53966.2022.00033openalex-snapshot
HyBP: Hybrid Isolation-Randomization Secure Branch Predictor
inferred← citeshttps://doi.org/10.1109/hpca68181.2026.11408570openalex-snapshot
Protean: A Programmable Spectre Defense
inferred← citeshttps://doi.org/10.1109/hpcc-dss-smartcity-dependsys53884.2021.00121openalex-snapshot
StatekeepSpec: Securing Speculative Execution via forbidding Change-Of-State
inferred← citeshttps://doi.org/10.1109/hpec62836.2024.10938520openalex-snapshot
IOS: A Low Cost Defense to Mitigate Meltdown and Spectre Like Attacks
inferred← citeshttps://doi.org/10.1109/iccad57390.2023.10323658openalex-snapshot
BeKnight: Guarding Against Information Leakage in Speculatively Updated Branch Predictors
inferred← citeshttps://doi.org/10.1109/iccad57390.2023.10323843openalex-snapshot
Secure-by-Construction Design Methodology for CPUs: Implementing Secure Speculation on the RTL
inferred← citeshttps://doi.org/10.1109/icess49830.2020.9301601openalex-snapshot
SpectreCheck: An Approach to Detecting Speculative Execution Side Channels in Data Cache
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00022openalex-snapshot
MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00064openalex-snapshot
Speculative Data-Oblivious Execution: Mobilizing Safe Prediction For Safe and Efficient Speculative Execution
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00059openalex-snapshot
Perspective: A Principled Framework for Pliable and Secure Speculation in Operating Systems
inferred← citeshttps://doi.org/10.1109/iscc50000.2020.9219627openalex-snapshot
Flush-Detector: More Secure API Resistant to Flush-Based Spectre Attacks on ARM Cortex-A9
inferred← citeshttps://doi.org/10.1109/jssc.2021.3058551openalex-snapshot
Jintide: Utilizing Low-Cost Reconfigurable External Monitors to Substantially Enhance Hardware Security of Large-Scale CPU Clusters
inferred← citeshttps://doi.org/10.1109/lca.2019.2916328openalex-snapshot
Isolating Speculative Data to Prevent Transient Execution Attacks
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00017openalex-snapshot
Draco: Architectural and Operating System Support for System Call Security
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00094openalex-snapshot
Speculation Invariance (InvarSpec): Faster Safe Execution Through Program Analysis
inferred← citeshttps://doi.org/10.1109/mm.2020.2985359openalex-snapshot
Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data
inferred← citeshttps://doi.org/10.1109/pact.2019.00020openalex-snapshot
SpecShield: Shielding Speculative Data from Microarchitectural Covert Channels
inferred← citeshttps://doi.org/10.1109/secdev45635.2020.00029openalex-snapshot
ReViCe: Reusing Victim Cache to Prevent Speculative Cache Leakage
inferred← citeshttps://doi.org/10.1109/seed51797.2021.00021openalex-snapshot
Do Not Predict – Recompute! How Value Recomputation Can Truly Boost the Performance of Invisible Speculation
inferred← citeshttps://doi.org/10.1109/seed51797.2021.00023openalex-snapshot
SoK: Hardware Defenses Against Speculative Execution Attacks
inferred← citeshttps://doi.org/10.1109/sp40001.2021.00036openalex-snapshot
Hardware-Software Contracts for Secure Speculation
inferred← citeshttps://doi.org/10.1109/sp46214.2022.9833707openalex-snapshot
SoK: Practical Foundations for Software Spectre Defenses
inferred← citeshttps://doi.org/10.1109/sp46215.2023.10179309openalex-snapshot
Half&Half: Demystifying Intel’s Directional Branch Predictors for Fast, Secure Partitioned Execution
inferred← citeshttps://doi.org/10.1109/sp46215.2023.10179415openalex-snapshot
Half&Half: Demystifying Intel’s Directional Branch Predictors for Fast, Secure Partitioned Execution
inferred← citeshttps://doi.org/10.1109/sp54263.2024.00048openalex-snapshot
Serberus: Protecting Cryptographic Code from Spectres at Compile-Time
inferred← citeshttps://doi.org/10.1109/tc.2020.3011748openalex-snapshot
Built-in Security Computer: Deploying Security-First Architecture Using Active Security Processor
inferred← citeshttps://doi.org/10.1109/tc.2020.3014456openalex-snapshot
Understanding Selective Delay as a Method for Efficient Secure Speculative Execution
inferred← citeshttps://doi.org/10.1109/tc.2021.3122830openalex-snapshot
Leaking Secrets through Modern Branch Predictor in the Speculative World
inferred← citeshttps://doi.org/10.1109/tc.2024.3377891openalex-snapshot
Prefender: A Prefetching Defender Against Cache Side Channel Attacks as a Pretender
inferred← citeshttps://doi.org/10.1109/tdsc.2022.3144287openalex-snapshot
SpecBox: A Label-Based Transparent Speculation Scheme Against Transient Execution Attacks
inferred← citeshttps://doi.org/10.1109/tii.2020.3047416openalex-snapshot
ContainerGuard: A Real-Time Attack Detection System in Container-Based Big Data Platform
inferred← citeshttps://doi.org/10.1145/3352460.3358274openalex-snapshot
Speculative Taint Tracking (STT)
inferred← citeshttps://doi.org/10.1145/3368826.3377921openalex-snapshot
Secure automatic bounds checking: prevention is simpler than cure
inferred← citeshttps://doi.org/10.1145/3386263.3407584openalex-snapshot
Evolution of Defenses against Transient-Execution Attacks
inferred← citeshttps://doi.org/10.1145/3442479openalex-snapshot
Survey of Transient Execution Attacks and Their Mitigations
inferred← citeshttps://doi.org/10.1145/3445814.3446708openalex-snapshot
Speculative interference attacks: breaking invisible speculation schemes
inferred← citeshttps://doi.org/10.1145/3466752.3480068openalex-snapshot
Speculative Privacy Tracking (SPT): Leaking Information From Speculative Execution Without Compromising Privacy
inferred← citeshttps://doi.org/10.1145/3471621.3471857openalex-snapshot
BasicBlocker: ISA Redesign to Make Spectre-Immune CPUs Faster
inferred← citeshttps://doi.org/10.1145/3503222.3507724openalex-snapshot
Pinned loads: taming speculative loads in secure processors
inferred← citeshttps://doi.org/10.1145/3563695openalex-snapshot
Delay-on-Squash: Stopping Microarchitectural Replay Attacks in Their Tracks
inferred← citeshttps://doi.org/10.1145/3579371.3589088openalex-snapshot
Doppelganger Loads: A Safe, Complexity-Effective Optimization for Secure Speculation Schemes
inferred← citeshttps://doi.org/10.1145/3579856.3595803openalex-snapshot
FlushTime: Towards Mitigating Flush-based Cache Attacks via Collaborating Flush Instructions and Timers on ARMv8-A
inferred← citeshttps://doi.org/10.1145/3613424.3623770openalex-snapshot
ReCon: Efficient Detection, Management, and Use of Non-Speculative Information Leakage
inferred← citeshttps://doi.org/10.1145/3634737.3637651openalex-snapshot
Beyond Over-Protection: A Targeted Approach to Spectre Mitigation and Performance Optimization
inferred← citeshttps://doi.org/10.1145/3649153.3649202openalex-snapshot
LeakageFreeSpec: Applying the Wiping Approach to Defend Against Transient Execution Attacks
inferred← citeshttps://doi.org/10.1145/3734218openalex-snapshot
A Survey of Side-Channel Attacks on Branch Prediction Units
inferred← citeshttps://doi.org/10.12794/metadc2332527openalex-snapshot
A Study of Mitigation Methods for Speculative Cache Side Channel Attacks
inferred← citeshttps://doi.org/10.17863/cam.51968openalex-snapshot
MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State
inferred← citeshttps://doi.org/10.23919/date54114.2022.9774658openalex-snapshot
PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender
inferred← citeshttps://doi.org/10.3390/electronics14050850openalex-snapshot
ConBOOM: A Configurable CPU Microarchitecture for Speculative Covert Channel Mitigation
inferred← citeshttps://doi.org/10.3390/electronics14203973openalex-snapshot
TrackRISC: An Implicit Attack Flow Model and Hardware Microarchitectural Mitigation for Speculative Cache-Based Covert Channels
inferred← citeshttps://doi.org/10.3390/mi15060760openalex-snapshot
A Hardware Security Protection Method for Conditional Branches of Embedded Systems
inferred← citeshttps://doi.org/10.48550/arxiv.2005.08183openalex-snapshot
A Lightweight Isolation Mechanism for Secure Branch Predictors
inferred← citeshttps://doi.org/10.48550/arxiv.2103.10692openalex-snapshot
Selectively Delaying Instructions to Prevent Microarchitectural Replay Attacks
inferred← citeshttps://doi.org/10.48550/arxiv.2302.12108openalex-snapshot
ProSpeCT: Provably Secure Speculation for the Constant-Time Policy (Extended version)
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.