On the public citation graph

Symbolic Repairs for GR(1) Specifications

https://doi.org/10.1109/icse.2019.00106
0 signed · 84 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11609773_24openalex-snapshot
Synthesis of Reactive(1) Designs
inferredcites →https://doi.org/10.1007/978-3-319-10575-8_4openalex-snapshot
Automata Theory and Model Checking
inferredcites →https://doi.org/10.1007/978-3-319-41540-6_18openalex-snapshot
Slugs: Extensible GR(1) Synthesis
inferredcites →https://doi.org/10.1007/978-3-319-74730-9_23openalex-snapshot
Synthesizing Executable PLC Code for Robots from Scenario-Based GR(1) Specifications
inferredcites →https://doi.org/10.1007/978-3-319-95582-7_7openalex-snapshot
A Weakness Measure for GR(1) Formulae
inferredcites →https://doi.org/10.1007/978-3-540-78163-9_9openalex-snapshot
Diagnostic Information for Realizability
inferredcites →https://doi.org/10.1007/978-3-540-85361-9_14openalex-snapshot
Environment Assumptions for Synthesis
inferredcites →https://doi.org/10.1007/978-3-642-14295-6_37openalex-snapshot
RATSY – A New Requirements Analysis Tool with Synthesis
inferredcites →https://doi.org/10.1007/978-3-642-36964-3_2openalex-snapshot
Two-Way Traceability and Conflict Debugging for AspectLTL Programs
inferredcites →https://doi.org/10.1007/978-3-662-54577-5_16openalex-snapshot
Interpolation-Based GR(1) Assumptions Refinement
inferredcites →https://doi.org/10.1007/s10009-011-0221-yopenalex-snapshot
Debugging formal specifications: a practical approach using model-based diagnosis and counterstrategies
inferredcites →https://doi.org/10.1016/j.jcss.2011.08.007openalex-snapshot
Synthesis of Reactive(1) designs
inferredcites →https://doi.org/10.1109/32.988498openalex-snapshot
Simplifying and isolating failure-inducing input
inferredcites →https://doi.org/10.1109/ase.2015.60openalex-snapshot
Repairing Programs with Semantic Code Search (T)
inferredcites →https://doi.org/10.1109/fmcad.2013.6679387openalex-snapshot
Counter-strategy guided refinement of GR(1) temporal logic specifications
inferredcites →https://doi.org/10.1109/icse.2013.6606570openalex-snapshot
Counter play-out: Executing unrealizable scenario-based specifications
inferredcites →https://doi.org/10.1109/icse.2013.6606626openalex-snapshot
Automatic patch generation learned from human-written patches
inferredcites →https://doi.org/10.1109/icse.2015.63openalex-snapshot
DirectFix: Looking for Simple Program Repairs
inferredcites →https://doi.org/10.1109/icse.2017.45openalex-snapshot
Precise Condition Synthesis for Program Repair
inferredcites →https://doi.org/10.1109/memcod.2011.5970509openalex-snapshot
Mining assumptions for synthesis
inferredcites →https://doi.org/10.1109/tro.2009.2030225openalex-snapshot
Temporal-Logic-Based Reactive Mission and Motion Planning
inferredcites →https://doi.org/10.1109/tse.2011.104openalex-snapshot
GenProg: A Generic Method for Automatic Software Repair
inferredcites →https://doi.org/10.1109/tse.2016.2560811openalex-snapshot
Nopol: Automatic Repair of Conditional Statement Bugs in Java Programs
inferredcites →https://doi.org/10.1109/tse.2017.2755013openalex-snapshot
Automatic Software Repair: A Survey
inferredcites →https://doi.org/10.1145/1985793.1985823openalex-snapshot
Synthesis of live behaviour models for fallible domains
inferredcites →https://doi.org/10.1145/2162049.2162055openalex-snapshot
Two-way traceability and conflict debugging for AspectLTL programs
inferredcites →https://doi.org/10.1145/2430536.2430543openalex-snapshot
Synthesizing nonanomalous event-based controllers for liveness goals
inferredcites →https://doi.org/10.1145/2786805.2786824openalex-snapshot
GR(1) synthesis for LTL specification patterns
inferredcites →https://doi.org/10.1145/2950290.2950300openalex-snapshot
On well-separation of GR(1) specifications
inferredcites →https://doi.org/10.1145/302405.302672openalex-snapshot
Patterns in property specifications for finite-state verification
inferredcites →https://doi.org/10.1145/3106237.3106240openalex-snapshot
A symbolic justice violations transition system for unrealizable GR(1) specifications
inferredcites →https://doi.org/10.1145/3180155.3180245openalex-snapshot
Towards practical program repair with on-demand candidate generation
inferredcites →https://doi.org/10.1145/3180155.3180247openalex-snapshot
Semantic program repair using a reference implementation
inferredcites →https://doi.org/10.1145/3180155.3182526openalex-snapshot
Automatic software repair
inferredcites →https://doi.org/10.1145/75277.75293openalex-snapshot
On the synthesis of a reactive module
inferredcites →https://doi.org/10.4204/eptcs.260.7openalex-snapshot
Performance Heuristics for GR(1) Synthesis and Related Algorithms
inferredcites →https://doi.org/10.5555/2486788.2486821openalex-snapshot
Counter play-out: executing unrealizable scenario-based specifications

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4676007openalex-extracted
Synthesizing Controller for Unsynthesizable Specification Based on Safety Levels
inferred← citeshttps://doi.org/10.1007/978-3-030-30942-8_7openalex-snapshot
GR(1)*: GR(1) Specifications Extended with Existential Guarantees
inferred← citeshttps://doi.org/10.1007/978-3-031-13188-2_24openalex-snapshot
Capture, Analyze, Diagnose: Realizability Checking Of Requirements in FRET
inferred← citeshttps://doi.org/10.1007/978-3-031-30820-8_15openalex-snapshot
Computing Adequately Permissive Assumptions for Synthesis
inferred← citeshttps://doi.org/10.1007/978-3-031-30826-0openalex-snapshot
Fundamental Approaches to Software Engineering
inferred← citeshttps://doi.org/10.1007/978-3-031-30826-0_1openalex-snapshot
ACoRe: Automated Goal-Conflict Resolution
inferred← citeshttps://doi.org/10.1007/978-3-031-50524-9_10openalex-snapshot
Solving Two-Player Games Under Progress Assumptions
inferred← citeshttps://doi.org/10.1007/978-3-031-90643-5_3openalex-snapshot
Performance Heuristics for GR(1) Realizability Checking and Related Analyses
inferred← citeshttps://doi.org/10.1007/978-3-032-26220-2_9openalex-snapshot
Performance Heuristics for GR(1) Unrealizable Core Computation
inferred← citeshttps://doi.org/10.1007/978-3-032-26752-8_1openalex-snapshot
Counterexample-Guided Interval Weakening
inferred← citeshttps://doi.org/10.1007/978-3-319-95582-7_7openalex-snapshot
A Weakness Measure for GR(1) Formulae
inferred← citeshttps://doi.org/10.1007/s00236-019-00351-9openalex-snapshot
Performance heuristics for GR(1) synthesis and related algorithms
inferred← citeshttps://doi.org/10.1007/s10270-021-00868-zopenalex-snapshot
Spectra: a specification language for reactive systems
inferred← citeshttps://doi.org/10.1007/s10270-026-01364-yopenalex-snapshot
Reactive synthesis specification review for validity and quality
inferred← citeshttps://doi.org/10.1007/s11704-020-0076-zopenalex-snapshot
Probabilistic synthesis against GR(1) winning condition
inferred← citeshttps://doi.org/10.1109/ase51524.2021.9678548openalex-snapshot
Counterexample Guided Inductive Repair of Reactive Contracts
inferred← citeshttps://doi.org/10.1109/ase63991.2025.00030openalex-snapshot
Evolution-Aware Heuristics for GR(1) Realizability Checking
inferred← citeshttps://doi.org/10.1109/formalise58978.2023.00011openalex-snapshot
Contract-Based Specification Refinement and Repair for Mission Planning
inferred← citeshttps://doi.org/10.1109/icse-companion52605.2021.00097openalex-snapshot
Unrealizable Cores for Reactive Systems Specifications: Artifact
inferred← citeshttps://doi.org/10.1109/icse-companion52605.2021.00136openalex-snapshot
Reactive Synthesis with Spectra: A Tutorial
inferred← citeshttps://doi.org/10.1109/icse43902.2021.00016openalex-snapshot
Unrealizable Cores for Reactive Systems Specifications
inferred← citeshttps://doi.org/10.1109/icse48619.2023.00030openalex-snapshot
Which of My Assumptions are Unnecessary for Realizability and Why Should I Care?
inferred← citeshttps://doi.org/10.1109/icse48619.2023.00070openalex-snapshot
Triggers for Reactive Synthesis Specifications
inferred← citeshttps://doi.org/10.1109/icse48619.2023.00071openalex-snapshot
Using Reactive Synthesis: An End-to-End Exploratory Case Study
inferred← citeshttps://doi.org/10.1109/icse55347.2025.00031openalex-snapshot
Unavoidable Boundary Conditions: a Control Perspective on Goal Conflicts
inferred← citeshttps://doi.org/10.1109/mc.2020.3017343openalex-snapshot
Controller Resynthesis for Multirobot System When Changes Happen
inferred← citeshttps://doi.org/10.1109/tr.2020.2979873openalex-snapshot
Iterative Controller Synthesis for Multirobot System
inferred← citeshttps://doi.org/10.1109/tse.2021.3101818openalex-snapshot
Combining Genetic Programming and Model Checking to Generate Environment Assumptions
inferred← citeshttps://doi.org/10.1145/3324884.3416557openalex-snapshot
Just-in-time reactive synthesis
inferred← citeshttps://doi.org/10.1145/3338906.3342508openalex-snapshot
Using software testing to repair models
inferred← citeshttps://doi.org/10.1145/3365438.3410936openalex-snapshot
Synthesis of state machine models
inferred← citeshttps://doi.org/10.1145/3368089.3409669openalex-snapshot
Inherent vacuity for GR(1) specifications
inferred← citeshttps://doi.org/10.1145/3368089.3409737openalex-snapshot
Mining assumptions for software components using machine learning
inferred← citeshttps://doi.org/10.1145/3372020.3391557openalex-snapshot
Minimal Assumptions Refinement for Realizable Specifications
inferred← citeshttps://doi.org/10.1145/3524482.3527650openalex-snapshot
Counterexample-guided inductive repair of reactive contracts
inferred← citeshttps://doi.org/10.1145/3583131.3590454openalex-snapshot
Automated Repair of Unrealisable LTL Specifications Guided by Model Counting
inferred← citeshttps://doi.org/10.1145/3671016.3674815openalex-snapshot
Synthesizing Controller for Unsynthesizable Specification Based on Criticality Levels
inferred← citeshttps://doi.org/10.1145/3767159openalex-snapshot
Exploring Development Methods for Reactive Synthesis Specifications
inferred← citeshttps://doi.org/10.1145/3832783.3837439openalex-snapshot
Best-Effort GR(1) Synthesis: Exploiting Environmental Cooperation under Unrealizability
inferred← citeshttps://doi.org/10.48550/arxiv.1910.05558openalex-snapshot
Minimal Assumptions Refinement for GR(1) Specifications
inferred← citeshttps://doi.org/10.7287/peerj-cs.1094v0.1/reviews/1openalex-snapshot
Peer Review #1 of "A learning-based synthesis approach of reward asynchronous probabilistic games against the linear temporal logic winning condition (v0.1)"
inferred← citeshttps://doi.org/10.7287/peerj-cs.1094v0.1/reviews/2openalex-snapshot
Peer Review #2 of "A learning-based synthesis approach of reward asynchronous probabilistic games against the linear temporal logic winning condition (v0.1)"
inferred← citeshttps://doi.org/10.7287/peerj-cs.1094v0.1/reviews/3openalex-snapshot
Peer Review #3 of "A learning-based synthesis approach of reward asynchronous probabilistic games against the linear temporal logic winning condition (v0.1)"
inferred← citeshttps://doi.org/10.7287/peerj-cs.1094v0.2/reviews/1openalex-snapshot
Peer Review #1 of "A learning-based synthesis approach of reward asynchronous probabilistic games against the linear temporal logic winning condition (v0.2)"
inferred← citeshttps://doi.org/10.7287/peerj-cs.1094v0.2/reviews/2openalex-snapshot
Peer Review #2 of "A learning-based synthesis approach of reward asynchronous probabilistic games against the linear temporal logic winning condition (v0.2)"
inferred← citeshttps://doi.org/10.7287/peerj-cs.1094v0.2/reviews/3openalex-snapshot
Peer Review #3 of "A learning-based synthesis approach of reward asynchronous probabilistic games against the linear temporal logic winning condition (v0.2)"
inferred← citeshttps://doi.org/10.7717/peerj-cs.1094openalex-snapshot
A learning-based synthesis approach of reward asynchronous probabilistic games against the linear temporal logic winning condition
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.