On the public citation graph
Dynamically Controlled Resource Allocation in SMT Processors
0 signed · 174 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-540-39707-6_6openalex-snapshot
Improving Memory Latency Aware Fetch Policies for SMT Processors
inferredcites →https://doi.org/10.1109/hpca.1996.501194openalex-snapshot
Performance study of a multithreaded superscalar microprocessor
inferredcites →https://doi.org/10.1109/hpca.1997.569677openalex-snapshot
Multithreaded vector architectures
inferredcites →https://doi.org/10.1109/hpca.2003.1183522openalex-snapshot
Front-end policies for improved issue efficiency in SMT processors
inferredcites →https://doi.org/10.1109/isca.1992.753311openalex-snapshot
An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads
inferredcites →https://doi.org/10.1109/isca.1995.524578openalex-snapshot
Simultaneous multithreading: Maximizing on-chip parallelism
inferredcites →https://doi.org/10.1109/isca.1999.765938openalex-snapshot
Speculation techniques for improving load related instruction scheduling
inferredcites →https://doi.org/10.1109/ispass.2001.990695openalex-snapshot
Balancing thoughput and fairness in SMT processors
inferredcites →https://doi.org/10.1109/micro.2001.991129openalex-snapshot
Handling long-latency loads in a simultaneous multithreading processor
inferredcites →https://doi.org/10.1109/mm.2003.1196115openalex-snapshot
Hyperthreading technology in the netburst microarchitecture
inferredcites →https://doi.org/10.1109/pact.2001.953283openalex-snapshot
Basic block distribution analysis to find periodic behavior and simulation points in applications
inferredcites →https://doi.org/10.1109/pact.2003.1237998openalex-snapshot
The impact of resource partitioning on SMT processors
inferredcites →https://doi.org/10.1145/139669.139710openalex-snapshot
An elementary processor architecture with simultaneous instruction issuing from multiple threads
inferredcites →https://doi.org/10.1145/300979.300983openalex-snapshot
Speculation techniques for improving load related instruction scheduling
inferredcites →https://doi.org/10.1145/377792.377839openalex-snapshot
Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor
inferredcites →https://doi.org/10.5555/224659.224682openalex-snapshot
Increasing superscalar performance through multistreaming
inferredcites →https://doi.org/10.5555/563998.564038openalex-snapshot
Handling long-latency loads in a simultaneous multithreading processor
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/11573937_4openalex-snapshot
A Fetch Policy Maximizing Throughput and Fairness for Two-Context SMT Processors
inferred← citeshttps://doi.org/10.1007/11576235_27openalex-snapshot
Enhancing DCache Warn Fetch Policy for SMT Processors
inferred← citeshttps://doi.org/10.1007/978-3-030-00840-6_5openalex-snapshot
Dynamic Capping of Physical Register Files in Simultaneous Multi-threading Processors for Performance
inferred← citeshttps://doi.org/10.1007/978-3-319-01604-7_10openalex-snapshot
Hyper-Heuristics for Performance Optimization of Simultaneous Multithreaded Processors
inferred← citeshttps://doi.org/10.1007/978-3-319-07518-1_12openalex-snapshot
History-Based Predictive Instruction Window Weighting for SMT Processors
inferred← citeshttps://doi.org/10.1007/978-3-540-69338-3_10openalex-snapshot
Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches
inferred← citeshttps://doi.org/10.1007/978-3-540-77560-7_23openalex-snapshot
MLP-Aware Dynamic Cache Partitioning
inferred← citeshttps://doi.org/10.1007/978-3-540-78153-0_13openalex-snapshot
A Predictable Simultaneous Multithreading Scheme for Hard Real-Time
inferred← citeshttps://doi.org/10.1007/978-3-540-92990-1_10openalex-snapshot
MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor
inferred← citeshttps://doi.org/10.1007/978-3-642-03095-6_31openalex-snapshot
The Impact of Resource Sharing Control on the Design of Multicore Processors
inferred← citeshttps://doi.org/10.1007/978-3-642-03869-3_31openalex-snapshot
Paired ROBs: A Cost-Effective Reorder Buffer Sharing Strategy for SMT Processors
inferred← citeshttps://doi.org/10.1007/978-3-642-19448-1_1openalex-snapshot
Dynamic Cache Partitioning Based on the MLP of Cache Misses
inferred← citeshttps://doi.org/10.1007/s10766-007-0052-3openalex-snapshot
The Impact of Speculative Execution on SMT Processors
inferred← citeshttps://doi.org/10.1007/s10766-019-00637-yopenalex-snapshot
Adaptive Thread Scheduling in Chip Multiprocessors
inferred← citeshttps://doi.org/10.1007/s11227-016-1783-yopenalex-snapshot
HPC node performance and energy modeling with the co-location of applications
inferred← citeshttps://doi.org/10.1007/s11390-017-1716-0openalex-snapshot
Labeled von Neumann Architecture for Software-Defined Cloud
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2013.05.013openalex-snapshot
Recalling instructions from idling threads to maximize resource utilization for simultaneous multi-threading processors
inferred← citeshttps://doi.org/10.1016/j.eswa.2021.115717openalex-snapshot
Reinforcement learning-based register renaming policy for simultaneous multithreading CPUs
inferred← citeshttps://doi.org/10.1016/j.jpdc.2017.11.006openalex-snapshot
DITVA: Dynamic Inter-Thread Vectorization Architecture
inferred← citeshttps://doi.org/10.1016/j.micpro.2011.08.008openalex-snapshot
A phase adaptive cache hierarchy for SMT processors
inferred← citeshttps://doi.org/10.1016/j.micpro.2014.10.001openalex-snapshot
A resource utilization based instruction fetch policy for SMT processors
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.06.002openalex-snapshot
Efficient resource sharing algorithm for physical register file in simultaneous multi-threading processors
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.01.001openalex-snapshot
A controlled fetching technique for effective management of shared resources in SMT processors
inferred← citeshttps://doi.org/10.1016/j.sysarc.2018.06.003openalex-snapshot
An integrated autonomous control mechanism to optimize sharing of multiple resources in Simultaneous Multi-Threading processors
inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.101637openalex-snapshot
Dynamic capping of rename registers for SMT processors
inferred← citeshttps://doi.org/10.1080/1206212x.2018.1489572openalex-snapshot
System performance enhancement with thread suspension for simultaneous multi-threading processors
inferred← citeshttps://doi.org/10.1109/apcsac.2008.4625432openalex-snapshot
Resource sharing control in Simultaneous MultiThreading microarchitectures
inferred← citeshttps://doi.org/10.1109/candar51075.2020.00011openalex-snapshot
A Learning-based Fetch Thread Gating Mechanism for A Simultaneous Multithreading Processor
inferred← citeshttps://doi.org/10.1109/candarw.2018.00044openalex-snapshot
Application of Machine Learning Techniques on Prediction of Future Processor Performance
inferred← citeshttps://doi.org/10.1109/candarw64572.2024.00021openalex-snapshot
A Learning-based Control Scheme for Prioritized SMT Processor
inferred← citeshttps://doi.org/10.1109/dsd.2010.69openalex-snapshot
Adaptive Cache Memories for SMT Processors
inferred← citeshttps://doi.org/10.1109/ficloud62933.2024.00054openalex-snapshot
Exploring Machine Learning Approaches for QoS Prediction on SMT Processors
inferred← citeshttps://doi.org/10.1109/hpca.2006.1598137openalex-snapshot
Efficient Instruction Schedulers for SMT Processors
inferred← citeshttps://doi.org/10.1109/hpca.2007.346201openalex-snapshot
A Memory-Level Parallelism Aware Fetch Policy for SMT Processors
inferred← citeshttps://doi.org/10.1109/hpca.2008.4658627openalex-snapshot
PaCo: Probability-based path confidence prediction
inferred← citeshttps://doi.org/10.1109/hpca.2008.4658635openalex-snapshot
Runahead Threads to improve SMT performance
inferred← citeshttps://doi.org/10.1109/hpca.2009.4798277openalex-snapshot
Hardware-software integrated approaches to defend against software cache-based side channel attacks
inferred← citeshttps://doi.org/10.1109/hpca.2018.00057openalex-snapshot
SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters
inferred← citeshttps://doi.org/10.1109/hpca.2019.00024openalex-snapshot
Stretch: Balancing QoS and Throughput for Colocated Server Workloads on SMT Cores
inferred← citeshttps://doi.org/10.1109/hpca53966.2022.00033openalex-snapshot
HyBP: Hybrid Isolation-Randomization Secure Branch Predictor
inferred← citeshttps://doi.org/10.1109/hpcasia.2005.22openalex-snapshot
An instruction fetch policy handling L2 cache misses in SMT processors
inferred← citeshttps://doi.org/10.1109/hpcc.2012.36openalex-snapshot
Dealing with the Functional Units Starvation in SMT
inferred← citeshttps://doi.org/10.1109/iccd65941.2025.00112openalex-snapshot
Tips: Augment Memory Tagging to Defend Against Prefetcher Side Channels
inferred← citeshttps://doi.org/10.1109/iccsnt.2011.6181900openalex-snapshot
Understanding performance-resource dependency by thread slicing and curve fitting
inferred← citeshttps://doi.org/10.1109/icfcc.2009.47openalex-snapshot
A Dynamic Resource Allocation Optimization for SMT Processors
inferred← citeshttps://doi.org/10.1109/icicse.2008.10openalex-snapshot
Local Adaptive Resource Scheduling for Internet-Based Computation on SMT Platform
inferred← citeshttps://doi.org/10.1109/icpp.2006.28openalex-snapshot
Balancing ILP and TLP in SMT Architectures through Out-of-Order Instruction Dispatch
inferred← citeshttps://doi.org/10.1109/icpp.2008.24openalex-snapshot
Two-Level Reorder Buffers: Accelerating Memory-Bound Applications on SMT Architectures
inferred← citeshttps://doi.org/10.1109/icpp.2008.48openalex-snapshot
MFLUSH: Handling Long-Latency Loads in SMT On-Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/icpp.2009.17openalex-snapshot
Code Semantic-Aware Runahead Threads
inferred← citeshttps://doi.org/10.1109/icpp.2009.77openalex-snapshot
Register Versioning: A Low-Complexity Implementation of Register Renaming in Out-of-Order Microarchitectures
inferred← citeshttps://doi.org/10.1109/icsai.2012.6223162openalex-snapshot
Resource efficiency and equity in chip Multithreading architecture
inferred← citeshttps://doi.org/10.1109/icsamos.2007.4285735openalex-snapshot
On the Problem of Minimizing Workload Execution Time in SMT Processors
inferred← citeshttps://doi.org/10.1109/icsamos.2007.4285748openalex-snapshot
Online Prediction of Applications Cache Utility
inferred← citeshttps://doi.org/10.1109/icsamos.2008.4664842openalex-snapshot
An architecture for the simultaneous execution of hard real-time threads
inferred← citeshttps://doi.org/10.1109/iiswc.2012.6402916openalex-snapshot
Characterizing thread placement in the IBM POWER7 processor
inferred← citeshttps://doi.org/10.1109/ipdps.2006.1639376openalex-snapshot
Compatible phase co-scheduling on a CMP of multi-threaded processors
inferred← citeshttps://doi.org/10.1109/ipdps.2008.4536226openalex-snapshot
Efficient resources assignment schemes for clustered multithreaded processors
inferred← citeshttps://doi.org/10.1109/ipdps.2008.4536284openalex-snapshot
The impact of out-of-order commit in coarse-grain, fine-grain and simultaneous multithreaded architectures
inferred← citeshttps://doi.org/10.1109/ipdps.2008.4536355openalex-snapshot
A Dissipative Resource Distribution policy for SMT processors
inferred← citeshttps://doi.org/10.1109/ipdpsw.2010.5470909openalex-snapshot
Dynamic core partitioning for energy efficiency
inferred← citeshttps://doi.org/10.1109/ipdpsw.2013.27openalex-snapshot
Capping Speculative Traces to Improve Performance in Simultaneous Multi-threading CPUs
inferred← citeshttps://doi.org/10.1109/isca.2006.25openalex-snapshot
Learning-Based SMT Processor Resource Distribution via Hill-Climbing
inferred← citeshttps://doi.org/10.1109/isca.2016.29openalex-snapshot
Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming
inferred← citeshttps://doi.org/10.1109/iscc-c.2013.8openalex-snapshot
A Case of Chip Multithreading Architecture with Resource Unit Manager
inferred← citeshttps://doi.org/10.1109/ispass.2007.363747openalex-snapshot
An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures
inferred← citeshttps://doi.org/10.1109/issp.2013.6526924openalex-snapshot
Memory access stage removal technique for dynamic power reduction in embedded CPUs
inferred← citeshttps://doi.org/10.1109/l-ca.2007.3openalex-snapshot
Explaining Dynamic Cache Partitioning Speed Ups
inferred← citeshttps://doi.org/10.1109/micro.2006.25openalex-snapshot
Fairness and Throughput in Switch on Event Multithreading
inferred← citeshttps://doi.org/10.1109/mm.2012.13openalex-snapshot
The Problem of Evaluating CPU-GPU Systems with 3D Visualization Applications
inferred← citeshttps://doi.org/10.1109/pact.2007.4336257openalex-snapshot
VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors
inferred← citeshttps://doi.org/10.1109/pact.2007.78openalex-snapshot
VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors
inferred← citeshttps://doi.org/10.1109/pact.2013.6618810openalex-snapshot
An empirical model for predicting cross-core performance interference on multicore processors
inferred← citeshttps://doi.org/10.1109/pact.2019.00012openalex-snapshot
SMT-COP: Defeating Side-Channel Attacks on Execution Units in SMT Processors
inferred← citeshttps://doi.org/10.1109/sbac-pad.2008.17openalex-snapshot
Selection of the Register File Size and the Resource Allocation Policy on SMT Processors
inferred← citeshttps://doi.org/10.1109/sbac-pad.2009.13openalex-snapshot
Thread to Core Assignment in SMT On-Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/tc.2006.108openalex-snapshot
Predictable performance in SMT processors: synergy between the OS and SMTs
inferred← citeshttps://doi.org/10.1109/tc.2007.28openalex-snapshot
Exploiting Operand Availability for Efficient Simultaneous Multithreading
inferred← citeshttps://doi.org/10.1109/tc.2010.62openalex-snapshot
On the Problem of Evaluating the Performance of Multiprogrammed Workloads
inferred← citeshttps://doi.org/10.1109/tc.2017.2770126openalex-snapshot
Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures
inferred← citeshttps://doi.org/10.1109/tc.2020.2980230openalex-snapshot
Intelligent Adaptation of Hardware Knobs for Improving Performance and Power Consumption
inferred← citeshttps://doi.org/10.1109/tcad.2025.3537975openalex-snapshot
DynMap: A Heuristic Dynamic Mapper for CGRA Multitask Dynamic Resource Allocation
inferred← citeshttps://doi.org/10.1109/tpds.2008.97openalex-snapshot
Optimizing Instruction Scheduling through Combined In-Order and O-O-O Execution in SMT Processors
inferred← citeshttps://doi.org/10.1109/tpds.2010.199openalex-snapshot
Utilization-Based Resource Partitioning for Power-Performance Efficiency in SMT Processors
inferred← citeshttps://doi.org/10.1109/tpds.2012.311openalex-snapshot
Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors
inferred← citeshttps://doi.org/10.1109/ubmk52708.2021.9559021openalex-snapshot
Fine-Tuning Throughput and QoS on SMT Cores
inferred← citeshttps://doi.org/10.1109/ubmk59864.2023.10286669openalex-snapshot
GQoSMT: On Guaranteeing the Quality of Service Requirements of Simultaneous Multithreading Processors
inferred← citeshttps://doi.org/10.1142/s0129626419500038openalex-snapshot
Round Robin Thread Selection Optimization in Multithreaded Processors
inferred← citeshttps://doi.org/10.1142/s0129626419500130openalex-snapshot
Applied On-Chip Machine Learning for Dynamic Resource Control in Multithreaded Processors
inferred← citeshttps://doi.org/10.1145/1086297.1086320openalex-snapshot
Architectural support for real-time task scheduling in SMT processors
inferred← citeshttps://doi.org/10.1145/1150019.1136507openalex-snapshot
Learning-Based SMT Processor Resource Distribution via Hill-Climbing
inferred← citeshttps://doi.org/10.1145/1152154.1152192openalex-snapshot
Adaptive reorder buffers for SMT processors
inferred← citeshttps://doi.org/10.1145/1274971.1274992openalex-snapshot
An L2-miss-driven early register deallocation for SMT processors
inferred← citeshttps://doi.org/10.1145/1275937.1275939openalex-snapshot
Fairness enforcement in switch on event multithreading
inferred← citeshttps://doi.org/10.1145/1394608.1382157openalex-snapshot
Software-Controlled Priority Characterization of POWER5 Processor
inferred← citeshttps://doi.org/10.1145/1454115.1454148openalex-snapshot
An adaptive resource partitioning algorithm for SMT processors
inferred← citeshttps://doi.org/10.1145/1455650.1455652openalex-snapshot
Reducing register pressure in SMT processors through L2-miss-driven early register release
inferred← citeshttps://doi.org/10.1145/1482619.1482620openalex-snapshot
Hill-climbing SMT processor resource distribution
inferred← citeshttps://doi.org/10.1145/1508244.1508260openalex-snapshot
Per-thread cycle accounting in SMT processors
inferred← citeshttps://doi.org/10.1145/1508284.1508260openalex-snapshot
Per-thread cycle accounting in SMT processors
inferred← citeshttps://doi.org/10.1145/1509864.1509867openalex-snapshot
Memory-level parallelism aware fetch policies for simultaneous multithreading processors
inferred← citeshttps://doi.org/10.1145/1543753.1543755openalex-snapshot
Service level agreement for multithreaded processors
inferred← citeshttps://doi.org/10.1145/1735970.1736033openalex-snapshot
Probabilistic job symbiosis modeling for SMT processor scheduling
inferred← citeshttps://doi.org/10.1145/1735971.1736033openalex-snapshot
Probabilistic job symbiosis modeling for SMT processor scheduling
inferred← citeshttps://doi.org/10.1145/1736020.1736033openalex-snapshot
Probabilistic job symbiosis modeling for SMT processor scheduling
inferred← citeshttps://doi.org/10.1145/1787275.1787315openalex-snapshot
Global management of cache hierarchies
inferred← citeshttps://doi.org/10.1145/1839667.1839671openalex-snapshot
Thread-management techniques to maximize efficiency in multicore and simultaneous multithreaded microprocessors
inferred← citeshttps://doi.org/10.1145/1854273.1854284openalex-snapshot
Dynamically managed multithreaded reconfigurable architectures for chip multiprocessors
inferred← citeshttps://doi.org/10.1145/1995896.1995927openalex-snapshot
Predictive coordination of multiple on-chip resources for chip multiprocessors
inferred← citeshttps://doi.org/10.1145/2019608.2019611openalex-snapshot
Managing SMT resource usage through speculative instruction window weighting
inferred← citeshttps://doi.org/10.1145/2207222.2207223openalex-snapshot
Probabilistic modeling for job symbiosis scheduling on SMT processors
inferred← citeshttps://doi.org/10.1145/2482767.2482774openalex-snapshot
Scheduling optimization in multicore multithreaded microprocessors through dynamic modeling
inferred← citeshttps://doi.org/10.1145/2528521.1508260openalex-snapshot
Per-thread cycle accounting in SMT processors
inferred← citeshttps://doi.org/10.1145/2714575openalex-snapshot
Dynamic MIPS Rate Stabilization for Complex Processors
inferred← citeshttps://doi.org/10.1145/2842616openalex-snapshot
Sensible Energy Accounting with Abstract Metering for Multicore Systems
inferred← citeshttps://doi.org/10.1145/3409963.3410492openalex-snapshot
Machine learning for load balancing in the Linux kernel
inferred← citeshttps://doi.org/10.1145/3695053.3731103openalex-snapshot
UGPU: Dynamically Constructing Unbalanced GPUs for Enhanced Resource Efficiency
inferred← citeshttps://doi.org/10.1587/transfun.2019eap1146openalex-snapshot
Supporting Predictable Performance Guarantees for SMT Processors
inferred← citeshttps://doi.org/10.1631/jzus.a0720083openalex-snapshot
A spatially triggered dissipative resource distribution policy for SMT processors
inferred← citeshttps://doi.org/10.2200/s00458ed1v01y201212cac021openalex-snapshot
Multithreading Architecture
inferred← citeshttps://doi.org/10.3906/elk-0909-233openalex-snapshot
Energy savings in simultaneous multi-threaded processors through dynamic resizing of datapath resources
inferred← citeshttps://doi.org/10.3906/elk-1904-49openalex-snapshot
Hyperheuristics for explicit resource partitioning in simultaneous multithreadedprocessors
inferred← citeshttps://doi.org/10.3906/elk-2005-50openalex-snapshot
Dynamic issue queue capping for simultaneous multithreaded processors
inferred← citeshttps://doi.org/10.4108/icst.bionetics2008.4694openalex-snapshot
A Swarm-Inspired Resource Distribution for SMT Processors
inferred← citeshttps://doi.org/10.4304/jcp.6.7.1394-1401openalex-snapshot
Easing Instruction Queue Competition among Threads in RMT
inferred← citeshttps://doi.org/10.48550/arxiv.2409.07903openalex-snapshot
Dynamic Simultaneous Multithreaded Architecture
inferred← citeshttps://doi.org/10.4995/thesis/10251/8535openalex-snapshot
Out-of-Order Retirement of Instructions in Superscalar, Multithreaded, and Multicore Processors
inferred← citeshttps://doi.org/10.5120/ijca2023923037openalex-snapshot
Intelligent Thread-Specific Rename Register Allocation for Simultaneous Multi-Threading Processors Based on Cache Behavior
inferred← citeshttps://doi.org/10.5121/caij.2016.3401openalex-snapshot
Performance Enhancement with Speculative-Trace Capping at Different Pipeline Stages in Simultaneous Multi-Threading Processors
inferred← citeshttps://doi.org/10.5121/ijdps.2016.7101openalex-snapshot
Latency-Aware Write Buffer Resource Control in Multithreaded Cores
inferred← citeshttps://doi.org/10.5555/1898953.1899072openalex-snapshot
Compatible phase co-scheduling on a CMP of multi-threaded processors
inferred← citeshttps://doi.org/10.5555/2663510.2663529openalex-snapshot
Autonomous control of issue queue utilization for simultaneous multi-threading processors
inferred← citeshttps://doi.org/10.5821/dissertation-2117-413894openalex-snapshot
Hardware knob coordination in multi-threaded systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-93330openalex-snapshot
Heterogeneity-awareness in multithreaded multicore processors
inferred← citeshttps://doi.org/10.5821/dissertation-2117-93332openalex-snapshot
Exploring coordinated software and hardware support for hardware resource allocation
inferred← citeshttps://doi.org/10.5821/dissertation-2117-95266openalex-snapshot
Improving the effective use of multithreaded architectures : implications on compilation, thread assignment, and timing analysis
inferred← citeshttps://doi.org/10.5821/dissertation-2117-96355openalex-snapshot
Per-task energy metering and accounting in the multicore era
inferred← citeshttps://doi.org/10.70675/cf508f02z8d3dz419ezaf16z55d93104a2e6openalex-snapshot
Transformer le TLP en DLP avec l'architecture de vectorisation dynamique inter-thread
inferred← citeshttps://doi.org/10.7275/5670570openalex-snapshot
Managing Resources For High Performance And Low Energy In General-Purpose Processors
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.