On the public citation graph
Fairness and Throughput in Switch on Event Multithreading
0 signed · 98 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/bfb0024207openalex-snapshot
Evaluation of multithreaded processors and thread-switch policies
inferredcites →https://doi.org/10.1109/90.502236openalex-snapshot
Efficient fair queuing using deficit round-robin
inferredcites →https://doi.org/10.1109/apdc.1997.574034openalex-snapshot
A multithreaded processor designed for distributed shared memory systems
inferredcites →https://doi.org/10.1109/hpca.2000.824344openalex-snapshot
Software-controlled multithreading using informing memory operations
inferredcites →https://doi.org/10.1109/hpca.2003.1183532openalex-snapshot
Runahead execution: an alternative to very large instruction windows for out-of-order processors
inferredcites →https://doi.org/10.1109/hpca.2004.10002openalex-snapshot
Perceptron-Based Branch Confidence Estimation
inferredcites →https://doi.org/10.1109/hpca.2005.10openalex-snapshot
Chip Multithreading: Opportunities and Challenges
inferredcites →https://doi.org/10.1109/hpcasia.2005.22openalex-snapshot
An instruction fetch policy handling L2 cache misses in SMT processors
inferredcites →https://doi.org/10.1109/iccd.2000.878286openalex-snapshot
Power-sensitive multithreaded architecture
inferredcites →https://doi.org/10.1109/iccd.2012.6378610openalex-snapshot
Power-sensitive multithreaded architecture
inferredcites →https://doi.org/10.1109/ipccc.2001.918669openalex-snapshot
Inexpensive throughput enhancement in small-scale embedded microprocessors with block multithreading: extensions, characterization, and tradeoffs
inferredcites →https://doi.org/10.1109/isca.1995.524544openalex-snapshot
The MIT Alewife machine: architecture and performance
inferredcites →https://doi.org/10.1109/isca.2005.51openalex-snapshot
The Impact of Performance Asymmetry in Emerging Multicore Architectures
inferredcites →https://doi.org/10.1109/ispass.2001.990695openalex-snapshot
Balancing thoughput and fairness in SMT processors
inferredcites →https://doi.org/10.1109/mc.2005.379openalex-snapshot
Heterogeneous chip multiprocessors
inferredcites →https://doi.org/10.1109/micro.2004.17openalex-snapshot
Dynamically Controlled Resource Allocation in SMT Processors
inferredcites →https://doi.org/10.1109/micro.2004.8openalex-snapshot
Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy
inferredcites →https://doi.org/10.1109/micro.2005.33openalex-snapshot
The Cell Processor Architecture
inferredcites →https://doi.org/10.1109/micro.2005.37openalex-snapshot
/spl mu/Complexity: estimating processor design effort
inferredcites →https://doi.org/10.1109/mm.2004.1289290openalex-snapshot
IBM power5 chip: a dual-core multithreaded processor
inferredcites →https://doi.org/10.1109/mm.2005.34openalex-snapshot
Montecito: A Dual-Core, Dual-Thread Itanium Processor
inferredcites →https://doi.org/10.1109/mm.2005.35openalex-snapshot
Niagara: A 32-Way Multithreaded Sparc Processor
inferredcites →https://doi.org/10.1109/pact.2003.1237998openalex-snapshot
The impact of resource partitioning on SMT processors
inferredcites →https://doi.org/10.1109/pact.2005.42openalex-snapshot
Maximizing CMP throughput with mediocre cores
inferredcites →https://doi.org/10.1145/1028176.1006722openalex-snapshot
Prophet/Critic Hybrid Branch Prediction
inferredcites →https://doi.org/10.1145/1080695.1070012openalex-snapshot
The Impact of Performance Asymmetry in Emerging Multicore Architectures
inferredcites →https://doi.org/10.1145/115952.115978openalex-snapshot
Comparative evaluation of latency reducing and tolerating techniques
inferredcites →https://doi.org/10.1145/115952.115988openalex-snapshot
Strategies for achieving improved processor throughput
inferredcites →https://doi.org/10.1145/115953.115978openalex-snapshot
Comparative evaluation of latency reducing and tolerating techniques
inferredcites →https://doi.org/10.1145/195470.195583openalex-snapshot
The effectiveness of multiple hardware contexts
inferredcites →https://doi.org/10.1145/195473.195583openalex-snapshot
The effectiveness of multiple hardware contexts
inferredcites →https://doi.org/10.1145/268998.266689openalex-snapshot
CPU reservations and time constraints
inferredcites →https://doi.org/10.1145/269005.266689openalex-snapshot
CPU reservations and time constraints
inferredcites →https://doi.org/10.1145/319151.319169openalex-snapshot
Borrowed-virtual-time (BVT) scheduling
inferredcites →https://doi.org/10.1145/511334.511343openalex-snapshot
Symbiotic jobscheduling with priorities for a simultaneous multithreading processor
inferredcites →https://doi.org/10.1145/605397.605427openalex-snapshot
A stateless, content-directed data prefetching mechanism
inferredcites →https://doi.org/10.1145/605432.605427openalex-snapshot
A stateless, content-directed data prefetching mechanism
inferredcites →https://doi.org/10.1145/635508.605427openalex-snapshot
A stateless, content-directed data prefetching mechanism
inferredcites →https://doi.org/10.1145/641865.641867openalex-snapshot
A survey of processors with explicit multithreading
inferredcites →https://doi.org/10.1147/rd.446.0885openalex-snapshot
A multithreaded PowerPC processor for commercial servers
inferredcites →https://doi.org/10.1535/itj.1002.01openalex-snapshot
Introduction to Intel Core Duo Processor Architecture
inferredcites →https://doi.org/10.5555/1025127.1026001openalex-snapshot
Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture
inferredcites →https://doi.org/10.5555/563998.564038openalex-snapshot
Handling long-latency loads in a simultaneous multithreading processor
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-14313-2_28openalex-snapshot
Exploring the Throughput-Fairness Trade-off on Asymmetric Multicore Systems
inferred← citeshttps://doi.org/10.1007/978-3-540-75444-2_54openalex-snapshot
FROCM: A Fair and Low-Overhead Method in SMT Processor
inferred← citeshttps://doi.org/10.1007/978-3-642-36424-2_22openalex-snapshot
Shrinking L1 Instruction Caches to Improve Energy–Delay in SMT Embedded Processors
inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_46-1openalex-snapshot
General-Purpose Multicore Architectures
inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_46-2openalex-snapshot
General-Purpose Multicore Architectures
inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_46openalex-snapshot
General-Purpose Multicore Architectures
inferred← citeshttps://doi.org/10.1016/j.jpdc.2016.12.011openalex-snapshot
Towards completely fair scheduling on asymmetric single-ISA multicore processors
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.01.005openalex-snapshot
Analysis of network-on-chip topologies for cost-efficient chip multiprocessors
inferred← citeshttps://doi.org/10.1093/comjnl/bxw065openalex-snapshot
PMCTrack: Delivering Performance Monitoring Counter Support to the OS Scheduler
inferred← citeshttps://doi.org/10.1109/cso.2010.29openalex-snapshot
Dynamic Fair Cache Partitioning for Chip Multiprocessor
inferred← citeshttps://doi.org/10.1109/hpca53966.2022.00087openalex-snapshot
DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators
inferred← citeshttps://doi.org/10.1109/hpcc.2009.77openalex-snapshot
A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures
inferred← citeshttps://doi.org/10.1109/hpcc.2012.26openalex-snapshot
High Performance Memory Requests Scheduling Technique for Multicore Processors
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657040openalex-snapshot
Scattered superpage: A case for bridging the gap between superpage and page coloring
inferred← citeshttps://doi.org/10.1109/icpp.2008.53openalex-snapshot
Memory Access Scheduling Schemes for Systems with Multi-Core Processors
inferred← citeshttps://doi.org/10.1109/ipdps.2008.4536226openalex-snapshot
Efficient resources assignment schemes for clustered multithreaded processors
inferred← citeshttps://doi.org/10.1109/ipdps.2014.94openalex-snapshot
Balancing On-Chip Network Latency in Multi-application Mapping for Chip-Multiprocessors
inferred← citeshttps://doi.org/10.1109/isca.2008.7openalex-snapshot
Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems
inferred← citeshttps://doi.org/10.1109/isca.2018.00041openalex-snapshot
FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives
inferred← citeshttps://doi.org/10.1109/ispa.2012.31openalex-snapshot
Fair Memory Access Scheduling for Quality of Service Guarantees via Service Curves
inferred← citeshttps://doi.org/10.1109/micro.2007.21openalex-snapshot
Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/micro.2007.40openalex-snapshot
Process Variation Tolerant 3T1D-Based Cache Architectures
inferred← citeshttps://doi.org/10.1109/micro.2018.00031openalex-snapshot
Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication
inferred← citeshttps://doi.org/10.1109/paap.2010.50openalex-snapshot
Scheduling Multiple Multithreaded Applications on Asymmetric and Symmetric Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/tc.2016.2519884openalex-snapshot
Providing Balanced Mapping for Multiple Applications in Many-Core Chip Multiprocessors
inferred← citeshttps://doi.org/10.1145/1394608.1382128openalex-snapshot
Parallelism-Aware Batch Scheduling
inferred← citeshttps://doi.org/10.1145/1531743.1531747openalex-snapshot
A light-weight fairness mechanism for chip multiprocessor memory systems
inferred← citeshttps://doi.org/10.1145/1543753.1543755openalex-snapshot
Service level agreement for multithreaded processors
inferred← citeshttps://doi.org/10.1145/1555754.1555781openalex-snapshot
A case for bufferless routing in on-chip networks
inferred← citeshttps://doi.org/10.1145/1555815.1555781openalex-snapshot
A case for bufferless routing in on-chip networks
inferred← citeshttps://doi.org/10.1145/1735970.1736058openalex-snapshot
Fairness via source throttling
inferred← citeshttps://doi.org/10.1145/1735971.1736058openalex-snapshot
Fairness via source throttling
inferred← citeshttps://doi.org/10.1145/1736020.1736058openalex-snapshot
Fairness via source throttling
inferred← citeshttps://doi.org/10.1145/2000064.2000081openalex-snapshot
Prefetch-aware shared resource management for multi-core systems
inferred← citeshttps://doi.org/10.1145/2024723.2000081openalex-snapshot
Prefetch-aware shared resource management for multi-core systems
inferred← citeshttps://doi.org/10.1145/2166879.2166881openalex-snapshot
Fairness via Source Throttling
inferred← citeshttps://doi.org/10.1145/2632217openalex-snapshot
Revisiting LP-NUCA Energy Consumption
inferred← citeshttps://doi.org/10.1145/2854038.2854040openalex-snapshot
Portable and transparent software managed scheduling on accelerators for fair resource sharing
inferred← citeshttps://doi.org/10.1145/3191821openalex-snapshot
Managing Heterogeneous Datacenters with Tokens
inferred← citeshttps://doi.org/10.2200/s00693ed1v01y201601cac037openalex-snapshot
Datacenter Design and Management: A Computer Architect's Perspective
inferred← citeshttps://doi.org/10.23919/date.2017.7927083openalex-snapshot
Memristor for computing: Myth or reality?
inferred← citeshttps://doi.org/10.35537/10915/62960openalex-snapshot
Optimización de rendimiento, justicia y consumo energético en sistemas multicore asimétricos mediante planificación
inferred← citeshttps://doi.org/10.35537/10915/74504openalex-snapshot
Optimización de rendimiento, justicia y consumo energético en sistemas multicore asimétricos mediante planificación
inferred← citeshttps://doi.org/10.4304/jcp.7.1.53-64openalex-snapshot
Task Scheduling Based On Thread Essence and Resource Limitations
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.