On the public citation graph
FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators
0 signed · 138 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/2.982917openalex-snapshot
SimpleScalar: an infrastructure for computer system modeling
inferredcites →https://doi.org/10.1109/40.768496openalex-snapshot
Environment for PowerPC microarchitecture exploration
inferredcites →https://doi.org/10.1109/hpca.2006.1598110openalex-snapshot
Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors
inferredcites →https://doi.org/10.1109/iccad.2007.4397280openalex-snapshot
The FAST methodology for high-speed SoC/computer simulation
inferredcites →https://doi.org/10.1109/isca.2004.1310787openalex-snapshot
Control flow modeling in statistical simulation for accurate and efficient processor design studies
inferredcites →https://doi.org/10.1109/ispass.2007.363733openalex-snapshot
PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator
inferredcites →https://doi.org/10.1109/l-ca.2006.14openalex-snapshot
An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation
inferredcites →https://doi.org/10.1109/mm.2006.79openalex-snapshot
SimFlex: Statistical Sampling of Computer System Simulation
inferredcites →https://doi.org/10.1109/mm.2007.39openalex-snapshot
RAMP: Research Accelerator for Multiple Processors
inferredcites →https://doi.org/10.1145/1105734.1105747openalex-snapshot
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset
inferredcites →https://doi.org/10.1145/244804.244807openalex-snapshot
Using the SimOS machine simulator to study complex computer systems
inferredcites →https://doi.org/10.1145/291069.291063openalex-snapshot
Fast out-of-order processor simulation using memoization
inferredcites →https://doi.org/10.1145/511348.511349openalex-snapshot
Full-system timing-first simulation
inferredcites →https://doi.org/10.1145/605397.605403openalex-snapshot
Automatically characterizing large scale program behavior
inferredcites →https://doi.org/10.1145/996841.996865openalex-snapshot
The liberty structural specification language
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/spe.956openalex-snapshot
Two‐phase trace‐driven simulation (TPTS): a fast multicore processor architecture simulation approach
inferred← citeshttps://doi.org/10.1007/978-1-4419-6345-1_24openalex-snapshot
DSP Instruction Set Simulation
inferred← citeshttps://doi.org/10.1007/978-3-642-32820-6_12openalex-snapshot
CRAW/P: A Workload Partition Method for the Efficient Parallel Simulation of Manycores
inferred← citeshttps://doi.org/10.1007/978-94-017-7267-9_18openalex-snapshot
Host-Compiled Simulation
inferred← citeshttps://doi.org/10.1007/s10766-017-0487-0openalex-snapshot
LACross: Learning-Based Analytical Cross-Platform Performance and Power Prediction
inferred← citeshttps://doi.org/10.1007/s10766-018-0566-xopenalex-snapshot
High Speed Cycle-Approximate Simulation of Embedded Cache-Incoherent and Coherent Chip-Multiprocessors
inferred← citeshttps://doi.org/10.1007/s11432-013-4812-yopenalex-snapshot
ReSSIM: a mixed-level simulator for dynamic coarse-grained reconfigurable processor
inferred← citeshttps://doi.org/10.1016/s0065-2458(08)00004-1openalex-snapshot
Sampled Processor Simulation: A Survey
inferred← citeshttps://doi.org/10.1109/access.2018.2886630openalex-snapshot
Epsim: A Scalable and Parallel Marssx86 Simulator With Exploiting Epoch-Based Execution
inferred← citeshttps://doi.org/10.1109/access.2019.2917698openalex-snapshot
A Survey of Computer Architecture Simulation Techniques and Tools
inferred← citeshttps://doi.org/10.1109/apcsac.2008.4625437openalex-snapshot
FPGA-based Equivalent Simulation Technology (FEST) for clustered stream architecture
inferred← citeshttps://doi.org/10.1109/aspdac.2014.6742926openalex-snapshot
A scorchingly fast FPGA-based Precise L1 LRU cache simulator
inferred← citeshttps://doi.org/10.1109/ccgrid.2011.64openalex-snapshot
GPGPU-Accelerated Parallel and Fast Simulation of Thousand-Core Platforms
inferred← citeshttps://doi.org/10.1109/dasip.2014.7115627openalex-snapshot
PHAT: A technology for prototyping parallel heterogeneous architectures
inferred← citeshttps://doi.org/10.1109/date.2012.6176533openalex-snapshot
Exploiting binary translation for fast ASIP design space exploration on FPGAs
inferred← citeshttps://doi.org/10.1109/ds-rt58998.2023.00013openalex-snapshot
Benefits of Optimistic Parallel Discrete Event Simulation for Network-on-Chip Simulation
inferred← citeshttps://doi.org/10.1109/dsd.2011.38openalex-snapshot
Multicore Cache Simulations Using Heterogeneous Computing on General Purpose and Graphics Processors
inferred← citeshttps://doi.org/10.1109/dsd60849.2023.00050openalex-snapshot
VITAMIN-V: Virtual Environment and Tool-Boxing for Trustworthy Development of RISC-V Based Cloud Services
inferred← citeshttps://doi.org/10.1109/fccm.2012.11openalex-snapshot
A Low-Overhead Profiling and Visualization Framework for Hybrid Transactional Memory
inferred← citeshttps://doi.org/10.1109/fccm.2017.36openalex-snapshot
The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation
inferred← citeshttps://doi.org/10.1109/fpl.2010.69openalex-snapshot
PrEsto: An FPGA-accelerated Power Estimation Methodology for Complex Systems
inferred← citeshttps://doi.org/10.1109/fpl.2010.77openalex-snapshot
NIFD: Non-intrusive FPGA Debugger -- Debugging FPGA 'Threads' for Rapid HW/SW Systems Prototyping
inferred← citeshttps://doi.org/10.1109/fpl.2012.6339185openalex-snapshot
Polyblaze: From one to many bringing the microblaze into the multicore era with Linux SMP support
inferred← citeshttps://doi.org/10.1109/fpl64840.2024.00027openalex-snapshot
Chimera: A co-simulation framework combining with gem5 and FPGA platform for efficient verification
inferred← citeshttps://doi.org/10.1109/fpt.2010.5681442openalex-snapshot
Design space exploration of instruction schedulers for out-of-order soft processors
inferred← citeshttps://doi.org/10.1109/fpt.2010.5681447openalex-snapshot
A configurable framework for investigating workload execution
inferred← citeshttps://doi.org/10.1109/hpca.2009.4798270openalex-snapshot
A first-order fine-grained multithreaded throughput model
inferred← citeshttps://doi.org/10.1109/hpca.2010.5416635openalex-snapshot
Graphite: A distributed parallel simulator for multicores
inferred← citeshttps://doi.org/10.1109/hpca.2010.5416636openalex-snapshot
Interval simulation: Raising the level of abstraction in architectural simulation
inferred← citeshttps://doi.org/10.1109/hpca.2011.5749747openalex-snapshot
HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing
inferred← citeshttps://doi.org/10.1109/hpca.2016.7446098openalex-snapshot
LiveSim: Going live with microarchitecture simulation
inferred← citeshttps://doi.org/10.1109/hpcc.2012.27openalex-snapshot
ALWP: A Workload Partition Method for the Efficient Parallel Simulation of Manycores
inferred← citeshttps://doi.org/10.1109/hpcc.2012.275openalex-snapshot
PartitionSim: A Parallel Simulator for Many-cores
inferred← citeshttps://doi.org/10.1109/iccad66269.2025.11240659openalex-snapshot
Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657049openalex-snapshot
FastLanes: An FPGA accelerated GPU microarchitecture simulator
inferred← citeshttps://doi.org/10.1109/iccd53106.2021.00071openalex-snapshot
GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors
inferred← citeshttps://doi.org/10.1109/icfpt56656.2022.9974385openalex-snapshot
Boosting Domain-Specific Debug Through Inter-frame Compression
inferred← citeshttps://doi.org/10.1109/icpp.2008.7openalex-snapshot
TPTS: A Novel Framework for Very Fast Manycore Processor Architecture Simulation
inferred← citeshttps://doi.org/10.1109/iiswc.2008.4636101openalex-snapshot
Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis
inferred← citeshttps://doi.org/10.1109/indicon.2014.7030460openalex-snapshot
DDGSim: GPU based simulator for large multicore with bufferless NoC
inferred← citeshttps://doi.org/10.1109/ipdps.2008.4536407openalex-snapshot
Parallelizing computer system simulators
inferred← citeshttps://doi.org/10.1109/ipdpsw.2014.164openalex-snapshot
HMC-Sim: A Simulation Framework for Hybrid Memory Cube Devices
inferred← citeshttps://doi.org/10.1109/isca.2014.6853236openalex-snapshot
SynFull: Synthetic traffic models capturing cache coherent behaviour
inferred← citeshttps://doi.org/10.1109/isca.2016.21openalex-snapshot
Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL
inferred← citeshttps://doi.org/10.1109/isca.2018.00014openalex-snapshot
FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00046openalex-snapshot
The Dataflow Abstract Machine Simulator Framework
inferred← citeshttps://doi.org/10.1109/ispass.2008.4510733openalex-snapshot
Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs
inferred← citeshttps://doi.org/10.1109/ispass.2009.4919656openalex-snapshot
QUICK: A flexible full-system functional model
inferred← citeshttps://doi.org/10.1109/ispass.2012.6189207openalex-snapshot
An FPGA-based multi-core platform for testing and analysis of architectural techniques
inferred← citeshttps://doi.org/10.1109/ispass.2012.6189224openalex-snapshot
Fast and cycle-accurate modeling of a multicore processor
inferred← citeshttps://doi.org/10.1109/ispass.2012.6189225openalex-snapshot
FPGA modeling of diverse superscalar processors
inferred← citeshttps://doi.org/10.1109/ispass.2014.6844467openalex-snapshot
PriME: A parallel and distributed simulator for thousand-core chips
inferred← citeshttps://doi.org/10.1109/ispass.2017.7975286openalex-snapshot
MaxSim: A simulation platform for managed applications
inferred← citeshttps://doi.org/10.1109/ispass.2017.7975292openalex-snapshot
StressRight: Finding the right stress for accurate in-development system evaluation
inferred← citeshttps://doi.org/10.1109/ispass57527.2023.00021openalex-snapshot
Simulating Wrong-Path Instructions in Decoupled Functional-First Simulation
inferred← citeshttps://doi.org/10.1109/ispass61541.2024.00025openalex-snapshot
BZSim: Fast, Large-Scale Microarchitectural Simulation with Detailed Interconnect Modeling
inferred← citeshttps://doi.org/10.1109/isqed.2016.7479204openalex-snapshot
Accelerating physical level sub-component power simulation by online power partitioning
inferred← citeshttps://doi.org/10.1109/l-ca.2009.44openalex-snapshot
Accurate Functional-First Multicore Simulators
inferred← citeshttps://doi.org/10.1109/lca.2017.2756051openalex-snapshot
Flow-Based Simulation Methodology
inferred← citeshttps://doi.org/10.1109/les.2010.2044365openalex-snapshot
An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures
inferred← citeshttps://doi.org/10.1109/mascots.2011.24openalex-snapshot
Scalable Multi-cache Simulation Using GPUs
inferred← citeshttps://doi.org/10.1109/mcsoc.2015.30openalex-snapshot
A Scalable and Fast Microprocessor Design Space Exploration Methodology
inferred← citeshttps://doi.org/10.1109/mcsoc.2019.00045openalex-snapshot
Designing Application-Specific Heterogeneous Architectures from Performance Models
inferred← citeshttps://doi.org/10.1109/memcod.2012.6292307openalex-snapshot
A general technique for deterministic model-cycle-level debugging
inferred← citeshttps://doi.org/10.1109/micro.2014.26openalex-snapshot
RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks
inferred← citeshttps://doi.org/10.1109/micro.2018.00054openalex-snapshot
RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00046openalex-snapshot
Predicting Execution Times With Partial Simulations in Virtual Memory Research: Why and How
inferred← citeshttps://doi.org/10.1109/mtv.2007.8openalex-snapshot
Early Models for System-Level Power Estimation
inferred← citeshttps://doi.org/10.1109/mwscas.2016.7870148openalex-snapshot
Speed up an x86 SAME simulator using synthesizable SystemC timing models
inferred← citeshttps://doi.org/10.1109/nocs.2014.7008760openalex-snapshot
Sampling-based approaches to accelerate network-on-chip simulation
inferred← citeshttps://doi.org/10.1109/ojcs.2025.3591359openalex-snapshot
Simulators for Processors Used in Virtualization: A Survey
inferred← citeshttps://doi.org/10.1109/pads.2010.5471655openalex-snapshot
P-GAS: Parallelizing a Cycle-Accurate Event-Driven Many-Core Processor Simulator Using Parallel Discrete Event Simulation
inferred← citeshttps://doi.org/10.1109/rsp.2010.5656352openalex-snapshot
Host-compiled simulation of multi-core platforms
inferred← citeshttps://doi.org/10.1109/rsp.2010.5656355openalex-snapshot
Host-compiled simulation of multi-core platforms
inferred← citeshttps://doi.org/10.1109/samos.2013.6621110openalex-snapshot
High speed cycle approximate simulation for cache-incoherent MPSoCs
inferred← citeshttps://doi.org/10.1109/sbac-pad55451.2022.00031openalex-snapshot
Prof5: A RISC-V profiler tool
inferred← citeshttps://doi.org/10.1109/sc41406.2024.00072openalex-snapshot
Learning Generalizable Program and Architecture Representations for Performance Modeling
inferred← citeshttps://doi.org/10.1109/tc.2009.77openalex-snapshot
Chip Multiprocessor Design Space Exploration through Statistical Simulation
inferred← citeshttps://doi.org/10.1109/tcad.2013.2275252openalex-snapshot
Performance Estimation Techniques With MPSoC Transaction-Accurate Models
inferred← citeshttps://doi.org/10.1109/tcad.2015.2481796openalex-snapshot
Accelerating Architectural Simulation Via Statistical Techniques: A Survey
inferred← citeshttps://doi.org/10.1109/tcad.2020.2977064openalex-snapshot
A Virtualization-Assisted Full-System Simulation Approach for the Verification of System Intercomponent Interactions
inferred← citeshttps://doi.org/10.1109/tpds.2015.2455499openalex-snapshot
A Loosely-Coupled Full-System Multicore Simulation Framework
inferred← citeshttps://doi.org/10.1109/tpds.2017.2700307openalex-snapshot
Prophet: A Parallel Instruction-Oriented Many-Core Simulator
inferred← citeshttps://doi.org/10.1109/tpds.2017.2713782openalex-snapshot
A Very Fast Trace-Driven Simulation Platform for Chip-Multiprocessors Architectural Explorations
inferred← citeshttps://doi.org/10.1109/vdat.2011.5783638openalex-snapshot
Accelerating manycore simulation by efficient NoC interconnection partition on FPGA simulation platform
inferred← citeshttps://doi.org/10.1109/vlsi-dat.2015.7114551openalex-snapshot
Evaluation methods of computer memory system
inferred← citeshttps://doi.org/10.1109/vlsisoc.2010.5642625openalex-snapshot
Enabling fast Network-on-Chip topology selection: an FPGA-based runtime reconfigurable prototyper
inferred← citeshttps://doi.org/10.1145/1815961.1815971openalex-snapshot
High performance cache replacement using re-reference interval prediction (RRIP)
inferred← citeshttps://doi.org/10.1145/1816038.1815971openalex-snapshot
High performance cache replacement using re-reference interval prediction (RRIP)
inferred← citeshttps://doi.org/10.1145/2432516.2432520openalex-snapshot
Prototyping hardware support for irregular applications
inferred← citeshttps://doi.org/10.1145/2677956openalex-snapshot
Mitigating Prefetcher-Caused Pollution Using Informed Caching Policies for Prefetched Blocks
inferred← citeshttps://doi.org/10.1145/2897937.2897977openalex-snapshot
Accurate phase-level cross-platform power and performance estimation
inferred← citeshttps://doi.org/10.1145/3341105.3373975openalex-snapshot
On making xen detect hypercalls and memory accesses for simulating virtualization-enabled processors
inferred← citeshttps://doi.org/10.1145/3472456.3472461openalex-snapshot
gem5 + rtl: A Framework to Enable RTL Models Inside a Full-System Simulator
inferred← citeshttps://doi.org/10.1145/3575693.3575753openalex-snapshot
SMAPPIC: Scalable Multi-FPGA Architecture Prototype Platform in the Cloud
inferred← citeshttps://doi.org/10.1145/3695053.3731037openalex-snapshot
Concorde: Fast and Accurate CPU Performance Modeling with Compositional Analytical-ML Fusion
inferred← citeshttps://doi.org/10.1155/2012/580584openalex-snapshot
Enabling Fast ASIP Design Space Exploration: An FPGA‐Based Runtime Reconfigurable Prototyper
inferred← citeshttps://doi.org/10.2197/ipsjtsldm.10.13openalex-snapshot
An Accurate and Fast Trace-aware Performance Estimation Model For Prioritized MPSoC Bus With Multiple Interfering Bus-Masters
inferred← citeshttps://doi.org/10.2200/s00273ed1v01y201006cac010openalex-snapshot
Computer Architecture Performance Evaluation Methods
inferred← citeshttps://doi.org/10.2200/s00365ed1v01y201105cac017openalex-snapshot
Multi-Core Cache Hierarchies
inferred← citeshttps://doi.org/10.23919/date.2018.8342021openalex-snapshot
A highly efficient full-system virtual prototype based on virtualization-assisted approach
inferred← citeshttps://doi.org/10.23919/date51398.2021.9474080openalex-snapshot
Coyote: An Open Source Simulation Tool to Enable RISC- V in HPC
inferred← citeshttps://doi.org/10.23919/date69613.2026.11539477openalex-snapshot
Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
inferred← citeshttps://doi.org/10.3390/app122312225openalex-snapshot
Late-Stage Optimization of Modern ILP Processor Cores via FPGA Simulation
inferred← citeshttps://doi.org/10.3390/computation12090174openalex-snapshot
FPGA-Based Numerical Simulation of the Chaotic Synchronization of Chua Circuits
inferred← citeshttps://doi.org/10.3390/electronics8060716openalex-snapshot
EPSim-C: A Parallel Epoch-Based Cycle-Accurate Microarchitecture Simulator Using Cloud Computing
inferred← citeshttps://doi.org/10.5821/dissertation-2117-113685openalex-snapshot
Simulation methodologies for future large-scale parallel systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-96324openalex-snapshot
Multicore architecture prototyping on reconfigurable devices
inferred← citeshttps://doi.org/10.70675/9b891b91z3e9ez4bd0zb05az3336d407a742openalex-snapshot
Stratégies de parallélisation espace-temps pour la simulation numérique des écoulements turbulents
inferred← citeshttps://doi.org/10.70675/afb9e868z24b8z4b45z8207z141c5dd1078dopenalex-snapshot
Étude d'architectures dédiées aux systèmes embarqués intelligents et efficaces en énergie
inferred← citeshttps://doi.org/10.70675/c092bb95z0058z4d3aza87ezc7acac7f8cc9openalex-snapshot
Behavioral Application-dependent superscolor core modeling
inferred← citeshttps://doi.org/10.70675/ca3f8996z3f77z44f3zaad4z9695383b3ca8openalex-snapshot
Accurate Simulation of Data Movement in Modern Mobile Multicore Systems
inferred← citeshttps://doi.org/10.70675/d773527bz8ae5z45cfzb5caz3560a3008b4copenalex-snapshot
Systèmes intégrés adaptatifs ultra basse consommation pour l’Internet des Objets
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.