On the public citation graph

The Impact of the SIMD Width on Control-Flow and Memory Divergence

0 signed · 42 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-3-642-19861-8_16openalex-snapshot
A Static Task Partitioning Approach for Heterogeneous Systems Using OpenCL
inferredcites →https://doi.org/10.1007/978-3-642-28652-0_1openalex-snapshot
Improving Performance of OpenCL on CPUs
inferredcites →https://doi.org/10.1007/978-3-642-34188-5_18openalex-snapshot
Symbolic Testing of OpenCL Code
inferredcites →https://doi.org/10.1109/hpca.2011.5749714openalex-snapshot
Thread block compaction for efficient SIMT control flow
inferredcites →https://doi.org/10.1109/iiswc.2009.5306797openalex-snapshot
Rodinia: A benchmark suite for heterogeneous computing
inferredcites →https://doi.org/10.1109/iiswc.2009.5306801openalex-snapshot
A characterization and analysis of PTX kernels
inferredcites →https://doi.org/10.1109/iiswc.2012.6402918openalex-snapshot
A quantitative study of irregular programs on GPUs
inferredcites →https://doi.org/10.1109/mcse.2009.48openalex-snapshot
Compute Unified Device Architecture Application Suitability
inferredcites →https://doi.org/10.1109/micro.2007.12openalex-snapshot
Microarchitectural Design Space Exploration Using an Architecture-Centric Approach
inferredcites →https://doi.org/10.1109/pact.2007.41openalex-snapshot
Introducing Control Flow into Vectorized Code
inferredcites →https://doi.org/10.1109/pact.2011.63openalex-snapshot
Divergence Analysis and Optimizations
inferredcites →https://doi.org/10.1109/sbac-pad.2010.38openalex-snapshot
Performance Debugging of GPGPU Applications with the Divergence Map
inferredcites →https://doi.org/10.1145/1572769.1572795openalex-snapshot
Efficient stream compaction on wide SIMD many-core architectures
inferredcites →https://doi.org/10.1145/1693453.1693470openalex-snapshot
An adaptive performance modeling tool for GPU architectures
inferredcites →https://doi.org/10.1145/1735688.1735702openalex-snapshot
The Scalable Heterogeneous Computing (SHOC) benchmark suite
inferredcites →https://doi.org/10.1145/1815961.1815992openalex-snapshot
Dynamic warp subdivision for integrated branch and memory divergence tolerance
inferredcites →https://doi.org/10.1145/1941553.1941574openalex-snapshot
GRace
inferredcites →https://doi.org/10.1145/1950365.1950408openalex-snapshot
On-the-fly elimination of dynamic irregularities for GPU computing
inferredcites →https://doi.org/10.1145/1964179.1964184openalex-snapshot
Reducing branch divergence in GPU programs
inferredcites →https://doi.org/10.1145/1964179.1964193openalex-snapshot
Analyzing program flow within a many-kernel OpenCL application
inferredcites →https://doi.org/10.1145/1984693.1984696openalex-snapshot
Improving programmability of heterogeneous many-core systems via explicit platform descriptions
inferredcites →https://doi.org/10.1145/2018323.2018331openalex-snapshot
Active thread compaction for GPU path tracing
inferredcites →https://doi.org/10.1145/2024724.2024754openalex-snapshot
CuMAPz
inferredcites →https://doi.org/10.1145/2259016.2259020openalex-snapshot
Dynamic compilation of data-parallel kernels for vector processors
inferredcites →https://doi.org/10.1145/2370816.2370879openalex-snapshot
Branch and data herding
inferredcites →https://doi.org/10.1145/2458523.2458538openalex-snapshot
Warp size impact in GPUs
inferredcites →https://doi.org/10.1145/2485922.2485953openalex-snapshot
Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation
inferredcites →https://doi.org/10.1145/2503210.2503268openalex-snapshot
A large-scale cross-architecture evaluation of thread-coarsening
inferredcites →https://doi.org/10.1145/2523815openalex-snapshot
Divergence analysis
inferredcites →https://doi.org/10.1145/322063.322075openalex-snapshot
The Complexity of Some Problems on Subsequences and Supersequences

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1109/icpp.2016.65openalex-snapshot
On the Impact of Widening Vector Registers on Sequence Alignment
inferred← citeshttps://doi.org/10.1109/naecon.2016.7856797openalex-snapshot
Automated aerial refueling: Parallelized 3D iterative closest point: Subject area: Guidance and control
inferred← citeshttps://doi.org/10.1145/2830772.2830796openalex-snapshot
Efficient warp execution in presence of divergence with collaborative context collection
inferred← citeshttps://doi.org/10.1145/2838735openalex-snapshot
Automatic Vectorization of Interleaved Data Revisited
inferred← citeshttps://doi.org/10.1145/3018743.3018751openalex-snapshot
Function Call Re-Vectorization
inferred← citeshttps://doi.org/10.1145/3123939.3124554openalex-snapshot
Improving the effectiveness of searching for isomorphic chains in superword level parallelism
inferred← citeshttps://doi.org/10.1145/3155284.3018751openalex-snapshot
Function Call Re-Vectorization
inferred← citeshttps://doi.org/10.1145/3330345.3331059openalex-snapshot
WCCV
inferred← citeshttps://doi.org/10.1145/3716873openalex-snapshot
VersaTile: Flexible Tiled Architectures via Associative Processors
inferred← citeshttps://doi.org/10.12694/scpe.v17i3.1183openalex-snapshot
Solving the Table Maker's Dilemma on Current SIMD Architectures
inferred← citeshttps://doi.org/10.3390/electronics12194153openalex-snapshot
RenderBench: The CPU Rendering Benchmark Suite Based on Microarchitecture-Independent Characteristics
inferred← citeshttps://doi.org/10.70675/9c02656fz03daz420fz879azb0a46abb7d0copenalex-snapshot
Étude de transformations et d’optimisations de code parallèle statique ou dynamique pour architecture "many-core"
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.