On the public citation graph

Pointer-Based Divergence Analysis for OpenCL 2.0 Programs

0 signed · 48 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-3-642-28652-0_1openalex-snapshot
Improving Performance of OpenCL on CPUs
inferredcites →https://doi.org/10.1007/978-3-642-32820-6_85openalex-snapshot
OpenACC — First Experiences with Real-World Applications
inferredcites →https://doi.org/10.1007/978-3-642-33182-4_3openalex-snapshot
Spill Code Placement for SIMD Machines
inferredcites →https://doi.org/10.1007/978-3-642-54807-9_8openalex-snapshot
Taming Control Divergence in GPUs through Control Flow Linearization
inferredcites →https://doi.org/10.1007/springerreference_16847openalex-snapshot
International Organization for Standardization
inferredcites →https://doi.org/10.1109/asscc.2011.6123653openalex-snapshot
A dynamic SIMD/MIMD mode switching processor for embedded real-time image recognition systems
inferredcites →https://doi.org/10.1109/cgo.2013.6494995openalex-snapshot
Convergence and scalarization for data-parallel architectures
inferredcites →https://doi.org/10.1109/hpcsim.2016.7568315openalex-snapshot
Efficient control flow restructuring for GPUs
inferredcites →https://doi.org/10.1109/iiswc.2009.5306797openalex-snapshot
Rodinia: A benchmark suite for heterogeneous computing
inferredcites →https://doi.org/10.1109/micro.2007.12openalex-snapshot
Microarchitectural Design Space Exploration Using an Architecture-Centric Approach
inferredcites →https://doi.org/10.1109/pact.2011.63openalex-snapshot
Divergence Analysis and Optimizations
inferredcites →https://doi.org/10.1109/sbac-pad.2012.22openalex-snapshot
Divergence Analysis with Affine Constraints
inferredcites →https://doi.org/10.1109/sbac-pad.2015.16openalex-snapshot
Fusion of Calling Sites
inferredcites →https://doi.org/10.1109/tpds.2012.73openalex-snapshot
Support of Probabilistic Pointer Analysis in the SSA Form
inferredcites →https://doi.org/10.1145/115372.115320openalex-snapshot
Efficiently computing static single assignment form and the control dependence graph
inferredcites →https://doi.org/10.1145/1345206.1345220openalex-snapshot
Optimization principles and application performance evaluation of a multithreaded GPU using CUDA
inferredcites →https://doi.org/10.1145/1365490.1365500openalex-snapshot
Scalable Parallel Programming with CUDA
inferredcites →https://doi.org/10.1145/1531743.1531766openalex-snapshot
A control-structure splitting optimization for GPGPU
inferredcites →https://doi.org/10.1145/158511.158639openalex-snapshot
Efficient flow-sensitive interprocedural computation of pointer-induced aliases and side effects
inferredcites →https://doi.org/10.1145/1594835.1504194openalex-snapshot
OpenMP to GPGPU
inferredcites →https://doi.org/10.1145/1772954.1772971openalex-snapshot
Efficient compilation of fine-grained SPMD-threaded programs for multicore CPUs
inferredcites →https://doi.org/10.1145/1810085.1810104openalex-snapshot
Streamlining GPU applications on the fly
inferredcites →https://doi.org/10.1145/1815961.1815992openalex-snapshot
Dynamic warp subdivision for integrated branch and memory divergence tolerance
inferredcites →https://doi.org/10.1145/1816038.1815992openalex-snapshot
Dynamic warp subdivision for integrated branch and memory divergence tolerance
inferredcites →https://doi.org/10.1145/1950365.1950408openalex-snapshot
On-the-fly elimination of dynamic irregularities for GPU computing
inferredcites →https://doi.org/10.1145/1964179.1964184openalex-snapshot
Reducing branch divergence in GPU programs
inferredcites →https://doi.org/10.1145/207110.207115openalex-snapshot
Efficient building and placing of gating functions
inferredcites →https://doi.org/10.1145/223428.207115openalex-snapshot
Efficient building and placing of gating functions
inferredcites →https://doi.org/10.1145/2259016.2259020openalex-snapshot
Dynamic compilation of data-parallel kernels for vector processors
inferredcites →https://doi.org/10.1145/2458523.2458525openalex-snapshot
Reducing divergence in GPGPU programs with loop merging
inferredcites →https://doi.org/10.1145/3133218openalex-snapshot
Architecture and Compiler Support for GPUs Using Energy-Efficient Affine Register Files
inferredcites →https://doi.org/10.1145/3152157openalex-snapshot
A Disturbance-Free Built-In Self-Test and Diagnosis Technique for DC-DC Converters
inferredcites →https://doi.org/10.1145/3192366.3192413openalex-snapshot
Partial control-flow linearization
inferredcites →https://doi.org/10.1145/3296979.3192413openalex-snapshot
Partial control-flow linearization
inferredcites →https://doi.org/10.1145/73560.73562openalex-snapshot
Global value numbers and redundant computations
inferredcites →https://doi.org/10.1145/93542.93578openalex-snapshot
The program dependence web: a representation supporting control-, data-, and demand-driven interpretation of imperative languages
inferredcites →https://doi.org/10.1145/93548.93578openalex-snapshot
The program dependence web: a representation supporting control-, data-, and demand-driven interpretation of imperative languages
inferredcites →https://doi.org/10.1177/1094342011434814openalex-snapshot
Characterization and transformation of unstructured control flow in bulk synchronous GPU applications

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1109/access.2024.3397195openalex-snapshot
Case Study: Optimization Methods With TVM Hybrid-OP on RISC-V Packed SIMD
inferred← citeshttps://doi.org/10.1109/tvlsi.2025.3574427openalex-snapshot
RISC-V-Based GPGPU With Vector Capabilities for High-Performance Computing
inferred← citeshttps://doi.org/10.1145/3511706openalex-snapshot
Preserving Addressability Upon GC-Triggered Data Movements on Non-Volatile Memory
inferred← citeshttps://doi.org/10.1145/3547276.3548513openalex-snapshot
Register-Pressure Aware Predicator for Length Multiplier of RVV
inferred← citeshttps://doi.org/10.1145/3547276.3548515openalex-snapshot
The Support of MLIR HLS Adaptor for LLVM IR
inferred← citeshttps://doi.org/10.1145/3605731.3605906openalex-snapshot
Pointer Analysis for Programs on Hybrid DRAM-PM Memory Systems
inferred← citeshttps://doi.org/10.1145/3611390openalex-snapshot
Support of MISRA C++ Analyzer for Reliability of Embedded Systems
inferred← citeshttps://doi.org/10.1145/3677333.3678148openalex-snapshot
The Rewriting of DataRaceBench Benchmark for OpenCL Program Validations
inferred← citeshttps://doi.org/10.1145/3701994openalex-snapshot
DTAP: Accelerating Strongly-Typed Programs with Data Type-Aware Hardware Prefetching
inferred← citeshttps://doi.org/10.1145/3762153openalex-snapshot
Unlocking the Full Potential of Dual-Interface SSDs: A Comprehensive Hardware and Software Perspective
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.