On the public citation graph

A Transition-Signaling Bundled Data NoC Switch Architecture for Cost-effective GALS Multicore Systems

https://doi.org/10.7873/date.2013.079

0 signed · 53 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-981-10-8681-6_59openalex-snapshot

Performance Comparison of Asynchronous NoC Router Architectures

inferred← citeshttps://doi.org/10.1007/s00521-016-2571-6openalex-snapshot

Artificial neural networks based dynamic priority arbitration for asynchronous flow control

inferred← citeshttps://doi.org/10.1007/s10617-014-9137-6openalex-snapshot

The fast evolving landscape of on-chip communication

inferred← citeshttps://doi.org/10.1007/s10836-024-06104-yopenalex-snapshot

Design and Verification of an Asynchronous NoC Router Architecture for GALS Systems

inferred← citeshttps://doi.org/10.1016/j.jpdc.2016.12.019openalex-snapshot

Architecture level analysis for process variation in synchronous and asynchronous Networks-on-Chip

inferred← citeshttps://doi.org/10.1016/j.vlsi.2020.05.005openalex-snapshot

Graph-based STA for asynchronous controllers

inferred← citeshttps://doi.org/10.1109/access.2024.3380477openalex-snapshot

A Lightweight and High-Throughput Asynchronous Message Bus for Communication in Multi-Core Heterogeneous Systems

inferred← citeshttps://doi.org/10.1109/aicas54282.2022.9869944openalex-snapshot

An Asynchronous Soft Macro for Ultra-Low Power Communication in Neuromorphic Computing

inferred← citeshttps://doi.org/10.1109/asp-dac58780.2024.10473845openalex-snapshot

CANSim: When to Utilize Synchronous and Asynchronous Routers in Large and Complex NoCs

inferred← citeshttps://doi.org/10.1109/aspdac.2014.6742911openalex-snapshot

A low-latency asynchronous interconnection network with early arbitration resolution

inferred← citeshttps://doi.org/10.1109/async.2014.14openalex-snapshot

Argo: A Time-Elastic Time-Division-Multiplexed NOC Using Asynchronous Routers

inferred← citeshttps://doi.org/10.1109/async.2015.24openalex-snapshot

Increasing Impartiality and Robustness in High-Performance N-Way Asynchronous Arbiters

inferred← citeshttps://doi.org/10.1109/async.2015.28openalex-snapshot

Design and Analysis of Testable Mutual Exclusion Elements

inferred← citeshttps://doi.org/10.1109/async.2015.9openalex-snapshot

A Pausible Bisynchronous FIFO for GALS Systems

inferred← citeshttps://doi.org/10.1109/async.2016.16openalex-snapshot

Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications

inferred← citeshttps://doi.org/10.1109/async.2017.21openalex-snapshot

A High-Throughput Asynchronous Multi-resource Arbiter Using a Pipelined Assignment Approach

inferred← citeshttps://doi.org/10.1109/async.2017.22openalex-snapshot

Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow

inferred← citeshttps://doi.org/10.1109/async.2019.00010openalex-snapshot

Design and FPGA-implementation of Asynchronous Circuits Using Two-Phase Handshaking

inferred← citeshttps://doi.org/10.1109/async.2019.00013openalex-snapshot

A Transmission Line Enabled Deadlock Free Toroidal Network-on-Chip using Asynchronous Handshake Protocols

inferred← citeshttps://doi.org/10.1109/async49171.2020.00023openalex-snapshot

Coarse Grained versus Fine Grained Architectures for Asynchronous Reconfigurable Devices

inferred← citeshttps://doi.org/10.1109/async58294.2023.10239574openalex-snapshot

Core Interface Optimization for Multi-core Neuromorphic Processors

inferred← citeshttps://doi.org/10.1109/async65240.2025.00025openalex-snapshot

Post-Placement Timing Optimisations on Asynchronous Designs

inferred← citeshttps://doi.org/10.1109/async69614.2026.00015openalex-snapshot

A Test Architecture for Bundled-Data Asynchronous NoC Switches Using Commercial ATPG Tools

inferred← citeshttps://doi.org/10.1109/ddecs.2017.7934579openalex-snapshot

Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoC

inferred← citeshttps://doi.org/10.1109/discover55800.2022.9974678openalex-snapshot

Design of Asynchronous Circular FIFO Buffer for Asynchronous Network on Chips

inferred← citeshttps://doi.org/10.1109/dsd.2015.104openalex-snapshot

A Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework

inferred← citeshttps://doi.org/10.1109/ecctd.2015.7300102openalex-snapshot

A path towards average-case silicon via asynchronous resilient bundled-data design

inferred← citeshttps://doi.org/10.1109/host55118.2023.10133813openalex-snapshot

Low-Latency Masking with Arbitrary Protection Order Based on Click Elements

inferred← citeshttps://doi.org/10.1109/iccd.2014.6974711openalex-snapshot

An asynchronous Network-on-Chip router with low standby power

inferred← citeshttps://doi.org/10.1109/islped.2019.8824912openalex-snapshot

Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs

inferred← citeshttps://doi.org/10.1109/jssc.2016.2611497openalex-snapshot

A $4 \times 4 \times 2$ Homogeneous Scalable 3D Network-on-Chip Circuit With 326 MFlit/s 0.66 pJ/b Robust and Fault Tolerant Asynchronous 3D Links

inferred← citeshttps://doi.org/10.1109/lascas.2015.7250461openalex-snapshot

BAT-Hermes: A transition-signaling bundled-data NoC router

inferred← citeshttps://doi.org/10.1109/mm.2020.3002790openalex-snapshot

Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Systems

inferred← citeshttps://doi.org/10.1109/newcas49341.2020.9159757openalex-snapshot

Design and Comparison of Synthesizable Fair Asynchronous Arbiter

inferred← citeshttps://doi.org/10.1109/ngcas.2017.49openalex-snapshot

Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Networks-on-Chip

inferred← citeshttps://doi.org/10.1109/nocs.2014.7008774openalex-snapshot

A loosely synchronizing asynchronous router for TDM-scheduled NOCs

inferred← citeshttps://doi.org/10.1109/nocs.2016.7579330openalex-snapshot

The synchronous vs. asynchronous NoC routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs

inferred← citeshttps://doi.org/10.1109/nocs.2016.7579332openalex-snapshot

A built-in self-testing framework for asynchronous bundled-data NoC switches resilient to delay variations

inferred← citeshttps://doi.org/10.1109/norchip.2014.7004742openalex-snapshot

Synthesis and layout of an asynchronous network-on-chip using Standard EDA tools

inferred← citeshttps://doi.org/10.1109/rivf55975.2022.10013843openalex-snapshot

The Need for 2-Phase Design Paradigms in High-Throughput GALS Network-On-Chip Architectures

inferred← citeshttps://doi.org/10.1109/tcad.2020.3038337openalex-snapshot

A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools

inferred← citeshttps://doi.org/10.1109/tcad.2021.3131546openalex-snapshot

General Approach to Asynchronous Circuits Simulation Using Synchronous FPGAs

inferred← citeshttps://doi.org/10.1109/tcsi.2016.2561906openalex-snapshot

Testable MUTEX Design

inferred← citeshttps://doi.org/10.1109/tvlsi.2016.2538284openalex-snapshot

Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network

inferred← citeshttps://doi.org/10.1109/tvlsi.2018.2876856openalex-snapshot

A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs

inferred← citeshttps://doi.org/10.1109/tvlsi.2024.3418769openalex-snapshot

Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay Propagation Constraint

inferred← citeshttps://doi.org/10.1109/tvlsi.2026.3716692openalex-snapshot

HyPA : A Low-Latency Hybrid Pipeline Asynchronous Router for Network-on-Chip Architectures in GALS-Based SoCs

inferred← citeshttps://doi.org/10.1109/vlsid.2015.60openalex-snapshot

Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits

inferred← citeshttps://doi.org/10.1587/elex.19.20220265openalex-snapshot

Design of low latency asynchronous arbiter based on standard cell library

inferred← citeshttps://doi.org/10.23919/date.2017.7927084openalex-snapshot

An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart

inferred← citeshttps://doi.org/10.23919/date58400.2024.10546503openalex-snapshot

An Efficient Asynchronous Circuits Design Flow with Backward Delay Propagation Constraint

inferred← citeshttps://doi.org/10.3390/s21123949openalex-snapshot

Design and Characterization of an Asynchronous Fixed Priority Tree Arbiter for SPAD Array Readout

inferred← citeshttps://doi.org/10.70675/6dddcaa3za5d1z49b0zb410z15780f80f236openalex-snapshot

Caractérisation des schémas de masquage contre les attaques par canal auxiliaire en présence de glitches

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.