On the public citation graph

SVR-NoC: A Performance Analysis Tool for Network-on-Chips Using Learning-based Support Vector Regression Model

https://doi.org/10.7873/date.2013.083

0 signed · 45 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.5082369openalex-extracted

Machine Learning System Architecture and Training Method Optimization for Financial Data Center Based on Heterogeneous Ai Chips

inferred← citeshttps://doi.org/10.1007/978-3-031-22485-0_13openalex-snapshot

ANN-Based Performance Prediction in MoCs

inferred← citeshttps://doi.org/10.1007/978-3-319-18738-9_4openalex-snapshot

Predictions of Process-Execution Time and Process-Execution Status

inferred← citeshttps://doi.org/10.1007/978-981-15-0214-9_75openalex-snapshot

UPM-NoC: Learning Based Framework to Predict Performance Parameters of Mesh Architecture in On-Chip Networks

inferred← citeshttps://doi.org/10.1007/978-981-19-2456-9_13openalex-snapshot

Resource Scheduling Strategy for Spark in Co-allocated Data Centers

inferred← citeshttps://doi.org/10.1007/978-981-96-4410-0_49openalex-snapshot

Algorithmic Insights for Predicting Application Mapping & Its Analysis in Real Time Network on Chip Environments

inferred← citeshttps://doi.org/10.1007/978-981-99-0055-8_30openalex-snapshot

Application Mapping of Fully Connected 3D NoC Using Latency Prediction Model

inferred← citeshttps://doi.org/10.1007/s11227-019-02971-xopenalex-snapshot

An investigation of latency prediction for NoC-based communication architectures using machine learning techniques

inferred← citeshttps://doi.org/10.1007/s11227-024-06340-1openalex-snapshot

Machine learning-driven performance assessment of network-on-chip architectures

inferred← citeshttps://doi.org/10.1109/access.2020.2982675openalex-snapshot

Performance Evaluation of Application Mapping Approaches for Network-on-Chip Designs

inferred← citeshttps://doi.org/10.1109/access.2026.3659944openalex-snapshot

Ultra-Fast and Accurate Estimation of Large-Scale and Multi-Level Mesh-Based On-Chip Architectures Using Machine Learning and Multiprocessing

inferred← citeshttps://doi.org/10.1109/asiancon62057.2024.10837852openalex-snapshot

Performance Enhancement of Network-on-Chip Architecture using Machine Learning Techniques

inferred← citeshttps://doi.org/10.1109/aspdac.2017.7858332openalex-snapshot

A tighter recursive calculus to compute the worst case traversal time of real-time traffic over NoCs

inferred← citeshttps://doi.org/10.1109/cstic58779.2023.10219215openalex-snapshot

Fast NoC Router Latency Estimation Using Machine Learning

inferred← citeshttps://doi.org/10.1109/fpt.2016.7929538openalex-snapshot

A survey of NoC evaluation platforms on FPGAs

inferred← citeshttps://doi.org/10.1109/hpca.2018.00048openalex-snapshot

Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning

inferred← citeshttps://doi.org/10.1109/i2ct45611.2019.9033642openalex-snapshot

Floorplan Based Performance Estimation of Network-on-Chips using Regression Techniques

inferred← citeshttps://doi.org/10.1109/ic3.2018.8530505openalex-snapshot

Machine Learning Based Framework to Predict Performance Evaluation of On-Chip Networks

inferred← citeshttps://doi.org/10.1109/iccad.2013.6691101openalex-snapshot

Performance evaluation of multicore systems: From traffic analysis to latency predictions (Embedded tutorial)

inferred← citeshttps://doi.org/10.1109/iccad.2015.7372593openalex-snapshot

Uncore RPD: Rapid design space exploration of the uncore via regression modeling

inferred← citeshttps://doi.org/10.1109/icssit46314.2019.8987927openalex-snapshot

A Support Vector Regression-Based Approach to Predict the Performance of 2D & 3D On-Chip Communication Architectures

inferred← citeshttps://doi.org/10.1109/icssit46314.2019.8987959openalex-snapshot

Accurate Router Level Estimation of Network-on-Chip Architectures using Learning Algorithms

inferred← citeshttps://doi.org/10.1109/iscas51556.2021.9401790openalex-snapshot

Reinforcement Learning Enabled Routing for High-Performance Networks-on-Chip

inferred← citeshttps://doi.org/10.1109/isqed.2016.7479175openalex-snapshot

Maximizing the performance of NoC-based MPSoCs under total power and power density constraints

inferred← citeshttps://doi.org/10.1109/mcsoc.2019.00031openalex-snapshot

A Machine Learning Enabled Long-Term Performance Evaluation Framework for NoCs

inferred← citeshttps://doi.org/10.1109/mwscas48704.2020.9184490openalex-snapshot

Reinforcement Learning based Dynamic Link Configuration for Energy-Efficient NoC

inferred← citeshttps://doi.org/10.1109/pdp.2017.37openalex-snapshot

Buffer-Aware Analysis for Worst-Case Traversal Time of Real-Time Traffic over RRA-based NoCs

inferred← citeshttps://doi.org/10.1109/slip52707.2021.00019openalex-snapshot

RAMAN: Reinforcement Learning Inspired Algorithm for Mapping Applications onto Mesh Network-on-Chip

inferred← citeshttps://doi.org/10.1109/socc49529.2020.9524761openalex-snapshot

Deep Reinforcement Learning for Self-Configurable NoC

inferred← citeshttps://doi.org/10.1109/tcad.2014.2387831openalex-snapshot

Accurate Predictions of Process-Execution Time and Process Status Based on Support-Vector Regression for Enterprise Information Systems

inferred← citeshttps://doi.org/10.1109/tcad.2015.2402176openalex-snapshot

Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip

inferred← citeshttps://doi.org/10.1109/tcad.2015.2474393openalex-snapshot

A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures

inferred← citeshttps://doi.org/10.1109/tcsii.2023.3258700openalex-snapshot

Fast and Accurate NoC Latency Estimation for Application-Specific Traffics via Machine Learning

inferred← citeshttps://doi.org/10.1109/tpds.2018.2878699openalex-snapshot

A Survey of Prediction and Classification Techniques in Multicore Processor Systems

inferred← citeshttps://doi.org/10.1109/tsusc.2020.2981340openalex-snapshot

ALPHA: A Learning-Enabled High-Performance Network-on-Chip Router Design for Heterogeneous Manycore Architectures

inferred← citeshttps://doi.org/10.1109/tvlsi.2016.2556007openalex-snapshot

Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-on-Chip

inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2959618openalex-snapshot

Formal Modeling of Network-on-Chip Using CFSM and its Application in Detecting Deadlock

inferred← citeshttps://doi.org/10.1109/vlsid.2016.55openalex-snapshot

A Statistical Model for Hybrid Wireless Network on Chip

inferred← citeshttps://doi.org/10.1109/wcncw67598.2026.11555293openalex-snapshot

PND3QN: A Deep Reinforcement Learning-driven Routing Selection Framework for Network-on-Chip

inferred← citeshttps://doi.org/10.1142/s0218126622501961openalex-snapshot

LBF-NoC: Learning-Based Framework to Predict Performance, Power and Area for Network-On-Chip Architectures

inferred← citeshttps://doi.org/10.1145/3591470openalex-snapshot

Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core Architectures

inferred← citeshttps://doi.org/10.1145/3610396.3618089openalex-snapshot

Network-On-Chip Performance Evaluation by Synchronous Circuit Simulation

inferred← citeshttps://doi.org/10.14711/thesis-b1288919openalex-snapshot

High performance network-on-chips (NoCs) design : performance modeling, routing algorithm and architecture optimization

inferred← citeshttps://doi.org/10.23919/date54114.2022.9774525openalex-snapshot

NoCeption: A Fast PPA Prediction Framework for Network-on-Chips Using Graph Neural Network

inferred← citeshttps://doi.org/10.70675/97cb9b8cz2561z469fzbd15z59543453bd37openalex-snapshot

Synthèse de plateformes d’émulation et évaluation de NoCs pour les systèmes embarqués : vers les réseaux du futur

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.