On the public citation graph
Microprocessor design verification
0 signed · 121 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4471-3534-0_19openalex-snapshot
Formal Specification and Verification of Asynchronous Processes in Higher-Order Logic
inferredcites →https://doi.org/10.1007/978-1-4613-2007-4_3openalex-snapshot
HOL: A Proof Generating System for Higher-Order Logic
inferredcites →https://doi.org/10.1007/978-94-011-1793-7_16openalex-snapshot
The Notion of Proof in Hardware Verification
inferredcites →https://doi.org/10.1007/bf00243000openalex-snapshot
The notion of proof in hardware verification
inferredcites →https://doi.org/10.1016/0378-4754(89)90181-xopenalex-snapshot
A computational logic handbook
inferredcites →https://doi.org/10.1016/c2013-0-10412-6openalex-snapshot
A Computational Logic Handbook
inferredcites →https://doi.org/10.1109/sp.1987.10018openalex-snapshot
Toward Verified Execution Environments
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/0-387-97226-9_34openalex-snapshot
The verification of a bit-slice ALU
inferred← citeshttps://doi.org/10.1007/11560548_23openalex-snapshot
On the Verification of Memory Management Mechanisms
inferred← citeshttps://doi.org/10.1007/3-540-49254-2_5openalex-snapshot
Algebraic Models of Superscalar Microprocessor Implementations: a Case Study
inferred← citeshttps://doi.org/10.1007/3-540-49538-x_11openalex-snapshot
An Object-Oriented Framework for the Formal Verification of Processors
inferred← citeshttps://doi.org/10.1007/3-540-52885-7_75openalex-snapshot
A theorem prover for a computational logic
inferred← citeshttps://doi.org/10.1007/3-540-55179-4_34openalex-snapshot
Mechanically verifying safety and liveness properties of delay insensitive circuits
inferred← citeshttps://doi.org/10.1007/3-540-55253-7_25openalex-snapshot
A provably correct compiler generator
inferred← citeshttps://doi.org/10.1007/3-540-56922-7_22openalex-snapshot
A mechanically verified application for a mechanically verified environment
inferred← citeshttps://doi.org/10.1007/3-540-56922-7_3openalex-snapshot
Parametric circuit representation using inductive Boolean functions
inferred← citeshttps://doi.org/10.1007/3-540-58450-1_59openalex-snapshot
Specifying instruction-set architectures in HOL: A primer
inferred← citeshttps://doi.org/10.1007/3-540-59047-1_41openalex-snapshot
A correctness model for pipelined microprocessors
inferred← citeshttps://doi.org/10.1007/3-540-59047-1_50openalex-snapshot
Effective theorem proving for hardware verification
inferred← citeshttps://doi.org/10.1007/3-540-60045-0_38openalex-snapshot
Hardware verification using monadic second-order logic
inferred← citeshttps://doi.org/10.1007/3-540-60117-1_17openalex-snapshot
Algebraic proof assistants in HOL
inferred← citeshttps://doi.org/10.1007/3-540-61042-1_49openalex-snapshot
Fully automatic verification and error detection for parameterized iterative sequential circuits
inferred← citeshttps://doi.org/10.1007/978-1-4615-3556-0_2openalex-snapshot
Formal Hardware Verification Methods: A Survey
inferred← citeshttps://doi.org/10.1007/978-3-030-16458-4_27openalex-snapshot
Model Checking Speculation-Dependent Security Properties: Abstracting and Reducing Processor Models for Sound and Complete Verification
inferred← citeshttps://doi.org/10.1007/978-3-319-48628-4_8openalex-snapshot
Engineering a Formal, Executable x86 ISA Simulator for Software Verification
inferred← citeshttps://doi.org/10.1007/978-3-642-54108-7_12openalex-snapshot
Automated Code Proofs on a Formal Model of the X86
inferred← citeshttps://doi.org/10.1007/978-3-642-77810-0_9openalex-snapshot
Developing Complex Software for Critical Systems
inferred← citeshttps://doi.org/10.1007/978-3-7091-9198-9_13openalex-snapshot
Verification of Memory Management Units
inferred← citeshttps://doi.org/10.1007/978-94-017-0437-3_12openalex-snapshot
Rewrite Based Hardware Verification with Redux
inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_38-1openalex-snapshot
Microprocessor Assurance and the Role of Theorem Proving
inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_38openalex-snapshot
Microprocessor Assurance and the Role of Theorem Proving
inferred← citeshttps://doi.org/10.1007/bf00121125openalex-snapshot
Formal hardware verification methods: A survey
inferred← citeshttps://doi.org/10.1007/bf00243131openalex-snapshot
An approach to systems verification
inferred← citeshttps://doi.org/10.1007/bf01211302openalex-snapshot
Proof movie — A proof with the Boyer-Moore prover
inferred← citeshttps://doi.org/10.1007/bf01383831openalex-snapshot
Mechanically verifying safety and liveness properties of delay insensitive circuits
inferred← citeshttps://doi.org/10.1007/bf01384049openalex-snapshot
Gordon's computer: A hardware verification case study in OBJ3
inferred← citeshttps://doi.org/10.1007/bf01384073openalex-snapshot
Using transformations and verification in circuit design
inferred← citeshttps://doi.org/10.1007/bfb0020002openalex-snapshot
Mathematical methods for digital systems development
inferred← citeshttps://doi.org/10.1007/bfb0021717openalex-snapshot
Algebraic models and the correctness of microprocessors
inferred← citeshttps://doi.org/10.1007/bfb0027289openalex-snapshot
A practical method for rigorously controllable hardware design
inferred← citeshttps://doi.org/10.1007/bfb0031816openalex-snapshot
ACL2 theorems about commercial microprocessors
inferred← citeshttps://doi.org/10.1007/bfb0031820openalex-snapshot
An algebraic model of correctness for superscalar microprocessors
inferred← citeshttps://doi.org/10.1007/bfb0031822openalex-snapshot
Automatic generation of invariants in processor verification
inferred← citeshttps://doi.org/10.1007/bfb0105401openalex-snapshot
Coq and hardware verification: A case study
inferred← citeshttps://doi.org/10.1007/pl00003936openalex-snapshot
Algebraic Models of Correctness for Microprocessors
inferred← citeshttps://doi.org/10.1007/s002360050051openalex-snapshot
Algebraic models of microprocessors architecture and organisation
inferred← citeshttps://doi.org/10.1007/s10817-006-9035-0openalex-snapshot
A Framework for Verifying Bit-Level Pipelined Machines Based on Automated Deduction and Decision Procedures
inferred← citeshttps://doi.org/10.1016/j.jlap.2007.07.001openalex-snapshot
Algebraic models of behaviour and correctness of SMT and CMT processors
inferred← citeshttps://doi.org/10.1016/j.tcs.2020.09.039openalex-snapshot
Safe functional systems through integrity types and verified assembly
inferred← citeshttps://doi.org/10.1016/s1567-8326(03)00041-9openalex-snapshot
Algebraic models of correctness for abstract pipelines
inferred← citeshttps://doi.org/10.1023/a:1006262609127openalex-snapshot
A Mechanization of Unity in PC-NQTHM-92
inferred← citeshttps://doi.org/10.1023/a:1008622002590openalex-snapshot
A Practical Methodology for the Formal Verification of RISC Processors
inferred← citeshttps://doi.org/10.1023/a:1008685826293openalex-snapshot
The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor
inferred← citeshttps://doi.org/10.1063/5.0074153openalex-snapshot
Formal verification of a 4 bit counter using Kami verification flow
inferred← citeshttps://doi.org/10.1093/comjnl/38.2.111openalex-snapshot
Formal specification and verification techniques for RISC pipeline conflicts
inferred← citeshttps://doi.org/10.1098/rsta.1992.0024openalex-snapshot
A formal HDL and its use in the FM9001 verification
inferred← citeshttps://doi.org/10.1109/12.368009openalex-snapshot
Formal modeling and verification of microprocessors
inferred← citeshttps://doi.org/10.1109/12.713311openalex-snapshot
A mechanically checked proof of the AMD5/sub K/86/sup TM/ floating-point division program
inferred← citeshttps://doi.org/10.1109/32.58787openalex-snapshot
Mechanically verifying concurrent programs with the Boyer-Moore prover
inferred← citeshttps://doi.org/10.1109/43.594828openalex-snapshot
Automatic verification of implementations of large circuits against HDL specifications
inferred← citeshttps://doi.org/10.1109/aspdac.1995.486381openalex-snapshot
The DUAL-EVAL hardware description language and its use in the formal specification and verification of the FM9001 microprocessor
inferred← citeshttps://doi.org/10.1109/cicc.1996.510579openalex-snapshot
A brief introduction to formal methods [hardware design]
inferred← citeshttps://doi.org/10.1109/cmpass.1990.175408openalex-snapshot
Maintaining abstractions with verification
inferred← citeshttps://doi.org/10.1109/cmpcon.1991.128850openalex-snapshot
The practical verification of microprocessor designs
inferred← citeshttps://doi.org/10.1109/dac.1997.597243openalex-snapshot
Toward Formalizing A Validation Methodology Using Simulation Coverage
inferred← citeshttps://doi.org/10.1109/ecbs.1999.755870openalex-snapshot
ORBIT: an environment for component-based heterogeneous design and analysis
inferred← citeshttps://doi.org/10.1109/ecbs.1999.755895openalex-snapshot
Using automatable proof obligations for component-based design checking
inferred← citeshttps://doi.org/10.1109/eurdac.1995.527438openalex-snapshot
Towards verifying VHDL descriptions of processors
inferred← citeshttps://doi.org/10.1109/fmcad.2009.5351124openalex-snapshot
Towards a formally verified network-on-chip
inferred← citeshttps://doi.org/10.1109/fmcad.2013.6679397openalex-snapshot
Relational STE and theorem proving for formal verification of industrial circuit designs
inferred← citeshttps://doi.org/10.1109/fmcad.2014.6987600openalex-snapshot
Simulation and formal verification of x86 machine-code programs that make system calls
inferred← citeshttps://doi.org/10.1109/hol.1991.596269openalex-snapshot
The Practical Verification of Microprocessor Designs
inferred← citeshttps://doi.org/10.1109/iccad.2005.1560182openalex-snapshot
Verification of executable pipelined machines with bit-level interfaces
inferred← citeshttps://doi.org/10.1109/icse.1992.753486openalex-snapshot
Trusted Computing Systems: The ProCoS* Experience
inferred← citeshttps://doi.org/10.1109/icvd.1997.568077openalex-snapshot
Industrial strength formal verification techniques for hardware designs
inferred← citeshttps://doi.org/10.1109/iscas.1999.777794openalex-snapshot
Synthesis of checker EFSMs from timing diagram specifications
inferred← citeshttps://doi.org/10.1109/isqed57927.2023.10129397openalex-snapshot
Polynomial Formal Verification of a Processor: A RISC-V Case Study
inferred← citeshttps://doi.org/10.1109/ivc.1996.496019openalex-snapshot
Towards a formal model of hardware synthesized from Verilog
inferred← citeshttps://doi.org/10.1109/memcod.2010.5558624openalex-snapshot
ATLAS: Automatic Term-level abstraction of RTL designs
inferred← citeshttps://doi.org/10.1109/micro.1999.809458openalex-snapshot
DIVA: a reliable substrate for deep submicron microarchitecture design
inferred← citeshttps://doi.org/10.1109/micro.2000.898061openalex-snapshot
Efficient checker processor design
inferred← citeshttps://doi.org/10.1145/1592434.1592437openalex-snapshot
Automated deduction for verification
inferred← citeshttps://doi.org/10.1145/266021.266359openalex-snapshot
Toward formalizing a validation methodology using simulation coverage
inferred← citeshttps://doi.org/10.1145/277044.277186openalex-snapshot
A decision procedure for bit-vector arithmetic
inferred← citeshttps://doi.org/10.1145/3037697.3037733openalex-snapshot
An Architecture Supporting Formal and Compositional Binary Analysis
inferred← citeshttps://doi.org/10.1145/307988.307989openalex-snapshot
Formal verification in hardware design
inferred← citeshttps://doi.org/10.1145/3093315.3037733openalex-snapshot
An Architecture Supporting Formal and Compositional Binary Analysis
inferred← citeshttps://doi.org/10.1145/3093336.3037733openalex-snapshot
An Architecture Supporting Formal and Compositional Binary Analysis
inferred← citeshttps://doi.org/10.1145/3093337.3037733openalex-snapshot
An Architecture Supporting Formal and Compositional Binary Analysis
inferred← citeshttps://doi.org/10.1145/3110268openalex-snapshot
Kami: a platform for high-level parametric hardware specification and its modular verification
inferred← citeshttps://doi.org/10.1145/3297858.3304020openalex-snapshot
Architectural Support for Containment-based Security
inferred← citeshttps://doi.org/10.1145/3453483.3454065openalex-snapshot
Integration verification across software and hardware for a simple embedded system
inferred← citeshttps://doi.org/10.1145/360128.360139openalex-snapshot
Efficient checker processor design
inferred← citeshttps://doi.org/10.1145/3729331openalex-snapshot
Making Concurrent Hardware Verification Sequential
inferred← citeshttps://doi.org/10.1184/r1/6610316openalex-snapshot
Term-Level Verification of a Pipelined CISC Microprocessor
inferred← citeshttps://doi.org/10.14236/ewic/dcc1996.4openalex-snapshot
A Symbolic Modelling Approach for the Formal Verification of Integrated Mixed-Mode Systems
inferred← citeshttps://doi.org/10.1524/itit.1999.41.2.12openalex-snapshot
Formale Verifikation eingebetteter Systeme
inferred← citeshttps://doi.org/10.1609/aimag.v13i3.1012openalex-snapshot
Software engineering in the twenty-first century
inferred← citeshttps://doi.org/10.21236/ada256078openalex-snapshot
Representation and Manipulation of Inductive Boolean Functions
inferred← citeshttps://doi.org/10.25405/ncl.34197366openalex-snapshot
A Method for Rigorous Development of Fault-Tolerant Systems
inferred← citeshttps://doi.org/10.34727/2020/isbn.978-3-85448-042-6_9openalex-snapshot
A Theoretical Framework for Symbolic Quick Error Detection
inferred← citeshttps://doi.org/10.48550/arxiv.1309.6226openalex-snapshot
Automation of Mathematical Induction as part of the History of Logic
inferred← citeshttps://doi.org/10.48550/arxiv.1911.06904openalex-snapshot
Improving Graph Neural Network Representations of Logical Formulae with Subgraph Pooling
inferred← citeshttps://doi.org/10.5555/198174.198266openalex-snapshot
Formal verification of pipeline conflicts in RISC processors
inferred← citeshttps://doi.org/10.5555/2157654.2157687openalex-snapshot
Desynchronization: Design for verification
inferred← citeshttps://doi.org/10.5555/224270.224359openalex-snapshot
Towards verifying VHDL descriptions of processors
inferred← citeshttps://doi.org/10.6100/ir805276openalex-snapshot
Embedding hardware description languages in proof systems
inferred← citeshttps://doi.org/10.7146/brics.v2i7.19509openalex-snapshot
Hardware Verification using Monadic Second-Order Logic
inferred← citeshttps://doi.org/10.7146/dpb.v21i382.6614openalex-snapshot
A Provably Correct Compiler Generator
inferred← citeshttps://doi.org/10.7146/dpb.v21i422.6736openalex-snapshot
Provably Correct Compiler Generation
inferred← citeshttps://doi.org/10.82444/warw.33768268openalex-snapshot
A formal theory of railway track networks in higher-order logic and its applications in interlocking design
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.