On the public citation graph
An Analytical Performance Model for Partitioning Off-Chip Memory Bandwidth
0 signed · 40 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/hpca.2010.5416654openalex-snapshot
A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems
inferredcites →https://doi.org/10.1109/hpca.2010.5416655openalex-snapshot
Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance
inferredcites →https://doi.org/10.1109/hpca.2010.5416658openalex-snapshot
ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers
inferredcites →https://doi.org/10.1109/hpca.2012.6168945openalex-snapshot
MORSE: Multi-objective reconfigurable self-optimizing memory scheduler
inferredcites →https://doi.org/10.1109/hpca.2013.6522356openalex-snapshot
MISE: Providing performance predictability and improving fairness in shared main memory systems
inferredcites →https://doi.org/10.1109/ispass.2001.990695openalex-snapshot
Balancing thoughput and fairness in SMT processors
inferredcites →https://doi.org/10.1109/l-ca.2011.1openalex-snapshot
Fairness Metrics for Multi-Threaded Processors
inferredcites →https://doi.org/10.1109/l-ca.2011.4openalex-snapshot
DRAMSim2: A Cycle Accurate Memory System Simulator
inferredcites →https://doi.org/10.1109/micro.2004.22openalex-snapshot
Memory Controller Optimizations for Web Servers
inferredcites →https://doi.org/10.1109/micro.2004.4openalex-snapshot
Adaptive History-Based Memory Schedulers
inferredcites →https://doi.org/10.1109/micro.2007.21openalex-snapshot
Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors
inferredcites →https://doi.org/10.1109/micro.2007.40openalex-snapshot
Process Variation Tolerant 3T1D-Based Cache Architectures
inferredcites →https://doi.org/10.1109/micro.2010.51openalex-snapshot
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior
inferredcites →https://doi.org/10.1109/pact.2007.29openalex-snapshot
Effective Management of DRAM Bandwidth in Multicore Processors
inferredcites →https://doi.org/10.1109/pact.2007.4336216openalex-snapshot
Effective Management of DRAM Bandwidth in Multicore Processors
inferredcites →https://doi.org/10.1145/1394608.1382128openalex-snapshot
Parallelism-Aware Batch Scheduling
inferredcites →https://doi.org/10.1145/1394608.1382172openalex-snapshot
Self-Optimizing Memory Controllers
inferredcites →https://doi.org/10.1145/1543753.1543755openalex-snapshot
Service level agreement for multithreaded processors
inferredcites →https://doi.org/10.1145/1735970.1736058openalex-snapshot
Fairness via source throttling
inferredcites →https://doi.org/10.1145/1736020.1736058openalex-snapshot
Fairness via source throttling
inferredcites →https://doi.org/10.1145/2155620.2155664openalex-snapshot
Reducing memory interference in multicore systems via application-aware memory channel partitioning
inferredcites →https://doi.org/10.1145/356989.357011openalex-snapshot
Symbiotic jobscheduling for a simultaneous mutlithreading processor
inferredcites →https://doi.org/10.1145/378993.379244openalex-snapshot
Symbiotic jobscheduling for a simultaneous multithreaded processor
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-09967-5_17openalex-snapshot
Compile Time Modeling of Off-Chip Memory Bandwidth for Parallel Loops
inferred← citeshttps://doi.org/10.1007/s11390-015-1517-2openalex-snapshot
Reevaluating Data Stall Time with the Consideration of Data Access Concurrency
inferred← citeshttps://doi.org/10.1109/hpca.2016.7446083openalex-snapshot
Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines
inferred← citeshttps://doi.org/10.1109/hpca51647.2021.00073openalex-snapshot
LIBRA: Clearing the Cloud Through Dynamic Memory Bandwidth Management
inferred← citeshttps://doi.org/10.1109/igcc.2016.7892617openalex-snapshot
An energy-efficient bandwidth allocation method for single-chip heterogeneous processor
inferred← citeshttps://doi.org/10.1109/mcsoc.2015.14openalex-snapshot
Memory Access Analysis of Many-core System with Abundant Bandwidth
inferred← citeshttps://doi.org/10.1109/pact.2013.6618809openalex-snapshot
Writeback-aware bandwidth partitioning for multi-core systems with PCM
inferred← citeshttps://doi.org/10.1145/2847254openalex-snapshot
Symmetry-Agnostic Coordinated Management of the Memory Hierarchy in Multicore Systems
inferred← citeshttps://doi.org/10.1145/3632748openalex-snapshot
COBRRA: COntention-aware cache Bypass with Request-Response Arbitration
inferred← citeshttps://doi.org/10.35940/ijeat.b2922.129219openalex-snapshot
Parameter Analysis of Interfering Applications in Multi-Core Environment for Throughput Enhancement
inferred← citeshttps://doi.org/10.5753/wscad.2016.14252openalex-snapshot
Avaliação de Topologias de Redes-em-Chip usando Simulação de Sistemas Completos e Aplicações Paralelas
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.