On the public citation graph
MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP
0 signed · 128 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/empdp.2005.41openalex-snapshot
The OpenMP source code repository
inferredcites →https://doi.org/10.1109/hicss.1994.323172openalex-snapshot
Performance estimation of multistreamed, superscalar processors
inferredcites →https://doi.org/10.1109/hicss.1995.375385openalex-snapshot
Energy efficient CMOS microprocessor design
inferredcites →https://doi.org/10.1109/hpca.1999.744331openalex-snapshot
Out-of-order execution may not be cost-effective on processors featuring simultaneous multithreading
inferredcites →https://doi.org/10.1109/isca.1992.753311openalex-snapshot
An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads
inferredcites →https://doi.org/10.1109/isca.1995.524546openalex-snapshot
The SPLASH-2 programs: characterization and methodological considerations
inferredcites →https://doi.org/10.1109/isca.1995.524578openalex-snapshot
Simultaneous multithreading: Maximizing on-chip parallelism
inferredcites →https://doi.org/10.1109/isca.2008.22openalex-snapshot
Trading off Cache Capacity for Reliability to Enable Low Voltage Operation
inferredcites →https://doi.org/10.1109/isca.2008.23openalex-snapshot
Achieving Out-of-Order Performance with Almost In-Order Complexity
inferredcites →https://doi.org/10.1109/l-ca.2006.6openalex-snapshot
Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors
inferredcites →https://doi.org/10.1109/mc.2003.1250883openalex-snapshot
Dynamically tuning processor resources with adaptive processing
inferredcites →https://doi.org/10.1109/mc.2008.209openalex-snapshot
Amdahl's Law in the Multicore Era
inferredcites →https://doi.org/10.1109/micro.2007.10openalex-snapshot
Optimal versus Heuristic Global Code Scheduling
inferredcites →https://doi.org/10.1109/micro.2007.41openalex-snapshot
Composable Lightweight Processors
inferredcites →https://doi.org/10.1109/micro.2010.30openalex-snapshot
Erasing Core Boundaries for Robust and Configurable Performance
inferredcites →https://doi.org/10.1109/mm.2003.1196115openalex-snapshot
Hyperthreading technology in the netburst microarchitecture
inferredcites →https://doi.org/10.1109/tc.2004.46openalex-snapshot
Integrated analysis of power and performance for pipelined microprocessors
inferredcites →https://doi.org/10.1109/tc.2007.70771openalex-snapshot
Optimal Power/Performance Pipeline Depth for SMT in Scaled Technologies
inferredcites →https://doi.org/10.1145/1394608.1382169openalex-snapshot
Achieving Out-of-Order Performance with Almost In-Order Complexity
inferredcites →https://doi.org/10.1145/139669.139710openalex-snapshot
An elementary processor architecture with simultaneous instruction issuing from multiple threads
inferredcites →https://doi.org/10.1145/1508244.1508274openalex-snapshot
Accelerating critical section execution with asymmetric multi-core architectures
inferredcites →https://doi.org/10.1145/1926367.1926373openalex-snapshot
Dynamic vectorization in the E2 dynamic multicore architecture
inferredcites →https://doi.org/10.1145/360128.360136openalex-snapshot
On pipelining dynamic instruction scheduling logic
inferredcites →https://doi.org/10.5555/1331699.1331733openalex-snapshot
Composable Lightweight Processors
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-31596-6_1openalex-snapshot
A Perspective on Dark Silicon
inferred← citeshttps://doi.org/10.1007/978-3-319-54999-6_14openalex-snapshot
Exploring ILP and TLP on a Polymorphic VLIW Processor
inferred← citeshttps://doi.org/10.1007/978-3-319-77610-1_16openalex-snapshot
A Tightly Coupled Heterogeneous Core with Highly Efficient Low-Power Mode
inferred← citeshttps://doi.org/10.1007/978-3-319-77610-1_19openalex-snapshot
Evaluating Auto-adaptation Methods for Fine-Grained Adaptable Processors
inferred← citeshttps://doi.org/10.1007/s11227-019-02819-4openalex-snapshot
Design trade-offs for emerging HPC processors based on mobile market technology
inferred← citeshttps://doi.org/10.1007/s11265-014-0944-6openalex-snapshot
Exploiting Tightly-Coupled Cores
inferred← citeshttps://doi.org/10.1007/s11390-014-1427-8openalex-snapshot
Prevention from Soft Errors via Architecture Elasticity
inferred← citeshttps://doi.org/10.1016/j.asej.2015.08.010openalex-snapshot
Dynamic power management techniques in multi-core architectures: A survey study
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104614openalex-snapshot
Dynamic thread mapping for power-efficient many-core systems under performance constraints
inferred← citeshttps://doi.org/10.1109/access.2021.3110993openalex-snapshot
DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks
inferred← citeshttps://doi.org/10.1109/dac18072.2020.9218614openalex-snapshot
Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading
inferred← citeshttps://doi.org/10.1109/fmec.2019.8795353openalex-snapshot
Co-optimizing Latency and Energy for IoT services using HMP servers in Fog Clusters
inferred← citeshttps://doi.org/10.1109/hipc.2015.37openalex-snapshot
FlexCore: A Reconfigurable Processor Supporting Flexible, Dynamic Morphing
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056055openalex-snapshot
Correction prediction: Reducing error correction latency for on-chip memories
inferred← citeshttps://doi.org/10.1109/hpca.2016.7446051openalex-snapshot
Pushing the limits of accelerator efficiency while retaining programmability
inferred← citeshttps://doi.org/10.1109/hpca.2019.00037openalex-snapshot
Enhancing Server Efficiency in the Face of Killer Microseconds
inferred← citeshttps://doi.org/10.1109/hpca47549.2020.00039openalex-snapshot
CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows
inferred← citeshttps://doi.org/10.1109/hst.2018.8383914openalex-snapshot
R2D2: Runtime reassurance and detection of A2 Trojan
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657091openalex-snapshot
On dynamic polymorphing of a superscalar core for improving energy efficiency
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974710openalex-snapshot
The heterogeneous block architecture
inferred← citeshttps://doi.org/10.1109/iccd.2015.7357121openalex-snapshot
Online mechanism for reliability and power-efficiency management of a dynamically reconfigurable core
inferred← citeshttps://doi.org/10.1109/iiswc59245.2023.00032openalex-snapshot
Energy Efficiency of Out-of-Order CPUs: Comparative Study and Microarchitectural Hotspot Characterization of RISC-V Designs
inferred← citeshttps://doi.org/10.1109/ipdps.2016.49openalex-snapshot
CATA: Criticality Aware Task Acceleration for Multicore Processors
inferred← citeshttps://doi.org/10.1109/isca.2014.6853197openalex-snapshot
An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs
inferred← citeshttps://doi.org/10.1109/isca.2016.45openalex-snapshot
Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading
inferred← citeshttps://doi.org/10.1109/isca66397.2026.00065openalex-snapshot
Accelerator Polymorphism: Transcending Domain-Specific Architectures with Robotics
inferred← citeshttps://doi.org/10.1109/ises58672.2023.00013openalex-snapshot
A Neural Network-Based Approach to Dynamic Core Morphing for AMPs
inferred← citeshttps://doi.org/10.1109/islped.2015.7273530openalex-snapshot
ReDEEM: A heterogeneous distributed microarchitecture for energy-efficient reliability
inferred← citeshttps://doi.org/10.1109/ispass.2015.7095808openalex-snapshot
A study of mobile device utilization
inferred← citeshttps://doi.org/10.1109/ispass.2016.7482096openalex-snapshot
AnyCore: A synthesizable RTL model for exploring and fabricating adaptive superscalar cores
inferred← citeshttps://doi.org/10.1109/ispass.2016.7482098openalex-snapshot
Evaluating asymmetric multiprocessing for mobile applications
inferred← citeshttps://doi.org/10.1109/ispass61541.2024.00021openalex-snapshot
SimPoint-Based Microarchitectural Hotspot & Energy-Efficiency Analysis of RISC-V OoO CPUs
inferred← citeshttps://doi.org/10.1109/isvlsi.2013.6654621openalex-snapshot
A study on polymorphing superscalar processor dynamically to improve power efficiency
inferred← citeshttps://doi.org/10.1109/mcsoc.2013.36openalex-snapshot
Design and Implementation of an Efficient and Realistic Cooperative Core Architecture
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00060openalex-snapshot
CuttleSys: Data-Driven Resource Management for Interactive Services on Reconfigurable Multicores
inferred← citeshttps://doi.org/10.1109/micro56248.2022.00025openalex-snapshot
big.VLITTLE: On-Demand Data-Parallel Acceleration for Mobile Systems on Chip
inferred← citeshttps://doi.org/10.1109/mm.2015.109openalex-snapshot
Reimagining Heterogeneous Computing: A Functional Instruction-Set Architecture Computing Model
inferred← citeshttps://doi.org/10.1109/mm.2015.128openalex-snapshot
Reimagining Heterogeneous Computing: a Functional Instruction Set Architecture (F-ISA) Computing Model
inferred← citeshttps://doi.org/10.1109/samos.2013.6621138openalex-snapshot
Exploiting tightly-coupled cores
inferred← citeshttps://doi.org/10.1109/tc.2017.2770126openalex-snapshot
Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures
inferred← citeshttps://doi.org/10.1109/tcad.2015.2421911openalex-snapshot
Procrustes 1 : Power Constrained Performance Improvement Using Extended Maximize-Then-Swap Algorithm
inferred← citeshttps://doi.org/10.1109/tcad.2018.2864246openalex-snapshot
On-Chip Analog Trojan Detection Framework for Microprocessor Trustworthiness
inferred← citeshttps://doi.org/10.1109/tpds.2015.2430861openalex-snapshot
Exploring Heterogeneity within a Core for Improved Power Efficiency
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2759219openalex-snapshot
ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling
inferred← citeshttps://doi.org/10.1109/ubmk.2019.8907005openalex-snapshot
iMODE (interactive MOod Detection Engine) Processor
inferred← citeshttps://doi.org/10.1109/vlsi-soc.2013.6673275openalex-snapshot
Implementation of core coalition on FPGAs
inferred← citeshttps://doi.org/10.1109/vlsid.2016.93openalex-snapshot
Dynamic Reconfiguration vs. DVFS: A Comparative Study on Power Efficiency of Processors
inferred← citeshttps://doi.org/10.1145/2499901openalex-snapshot
Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores
inferred← citeshttps://doi.org/10.1145/2503210.2503256openalex-snapshot
Enabling fair pricing on HPC systems with node sharing
inferred← citeshttps://doi.org/10.1145/2541940.2541954openalex-snapshot
The benefit of SMT in the multi-core era
inferred← citeshttps://doi.org/10.1145/2644865.2541954openalex-snapshot
The benefit of SMT in the multi-core era
inferred← citeshttps://doi.org/10.1145/2654822.2541954openalex-snapshot
The benefit of SMT in the multi-core era
inferred← citeshttps://doi.org/10.1145/2678373.2665709openalex-snapshot
An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs
inferred← citeshttps://doi.org/10.1145/2856125openalex-snapshot
A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors
inferred← citeshttps://doi.org/10.1145/2999572.2999579openalex-snapshot
A NEaT Design for Reliable and Scalable Network Stacks
inferred← citeshttps://doi.org/10.1145/3007787.3001183openalex-snapshot
Efficiently scaling out-of-order cores for simultaneous multithreading
inferred← citeshttps://doi.org/10.1145/3126523openalex-snapshot
A Study of Dynamic Phase Adaptation Using a Dynamic Multicore Processor
inferred← citeshttps://doi.org/10.1145/3170433openalex-snapshot
A Case for a More Effective, Power-Efficient Turbo Boosting
inferred← citeshttps://doi.org/10.1145/3191821openalex-snapshot
Managing Heterogeneous Datacenters with Tokens
inferred← citeshttps://doi.org/10.1145/3203217.3203238openalex-snapshot
Adaptive and polymorphic VLIW processor to optimize fault tolerance, energy consumption, and performance
inferred← citeshttps://doi.org/10.1145/3310332openalex-snapshot
Efficient Data Supply for Parallel Heterogeneous Architectures
inferred← citeshttps://doi.org/10.1145/3368474.3368496openalex-snapshot
Energy Efficient Runahead Execution on a Tightly Coupled Heterogeneous Core
inferred← citeshttps://doi.org/10.1145/3570611openalex-snapshot
Malcolm: Multi-agent Learning for Cooperative Load Management at Rack Scale
inferred← citeshttps://doi.org/10.1145/3725843.3756070openalex-snapshot
SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads
inferred← citeshttps://doi.org/10.1155/2014/906454openalex-snapshot
Enabling Fair Pricing on High Performance Computer Systems with Node Sharing
inferred← citeshttps://doi.org/10.1504/ijhpsa.2015.072852openalex-snapshot
A small and power efficient checkpoint core architecture for manycore processors
inferred← citeshttps://doi.org/10.18130/v32600openalex-snapshot
Scrutinizing Resource Utilization for High Performance and Low Energy Computation
inferred← citeshttps://doi.org/10.2197/ipsjtsldm.8.51openalex-snapshot
Heterogeneous Multi-core Architectures
inferred← citeshttps://doi.org/10.3929/ethz-b-000519275openalex-snapshot
DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks
inferred← citeshttps://doi.org/10.4028/www.scientific.net/amm.635-637.1072openalex-snapshot
A Speculative Approach to Improve the Double Instruction Executions in the Embedded Chips
inferred← citeshttps://doi.org/10.48550/arxiv.1606.01607openalex-snapshot
CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution
inferred← citeshttps://doi.org/10.48550/arxiv.1902.02343openalex-snapshot
Exploration of Performance and Energy Trade-offs for Heterogeneous Multicore Architectures
inferred← citeshttps://doi.org/10.48550/arxiv.2008.00329openalex-snapshot
CuttleSys: Data-Driven Resource Management forInteractive Applications on Reconfigurable Multicores
inferred← citeshttps://doi.org/10.5555/2535461.2535493openalex-snapshot
When slower is faster: on heterogeneous multicores for reliable systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-114007openalex-snapshot
Improving heterogeneous system efficiency : architecture, scheduling, and machine learning
inferred← citeshttps://doi.org/10.5821/dissertation-2117-134744openalex-snapshot
Parallel architectures and runtime systems co-design for task-based programming models
inferred← citeshttps://doi.org/10.7275/65ww-py56openalex-snapshot
Online Management of Resilient and Power Efficient Multicore Processors
inferred← citeshttps://doi.org/10.7275/7516323openalex-snapshot
ADACORE: Achieving Energy Efficiency via Adaptive Core Morphing at Runtime
inferred← citeshttps://doi.org/10.7302/1405openalex-snapshot
Datacenter Architectures for the Microservices Era
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.