On the public citation graph

Adaptive History-Based Memory Schedulers for Modern Processors

https://doi.org/10.1109/mm.2006.1
0 signed · 49 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-0-387-09766-4_133openalex-snapshot
NAS Parallel Benchmarks
inferredcites →https://doi.org/10.1109/12.895941openalex-snapshot
Dynamic access ordering for streamed computations
inferredcites →https://doi.org/10.1109/40.918001openalex-snapshot
Imagine: media processing with streams
inferredcites →https://doi.org/10.1109/hpca.1999.744334openalex-snapshot
Impulse: building a smarter memory controller
inferredcites →https://doi.org/10.1109/isca.1992.753333openalex-snapshot
Increasing the Number of Strides for Conflict-free Vector Access
inferredcites →https://doi.org/10.1109/micro.2004.4openalex-snapshot
Adaptive History-Based Memory Schedulers
inferredcites →https://doi.org/10.1109/mm.2004.1289290openalex-snapshot
IBM power5 chip: a dual-core multithreaded processor
inferredcites →https://doi.org/10.1109/mm.2006.1openalex-snapshot
Adaptive History-Based Memory Schedulers for Modern Processors
inferredcites →https://doi.org/10.1145/139669.140400openalex-snapshot
Increasing the number of strides for conflict-free vector access
inferredcites →https://doi.org/10.1145/335231.335247openalex-snapshot
Hardware-only stream prefetching and dynamic access ordering
inferredcites →https://doi.org/10.1145/339647.339668openalex-snapshot
Memory access scheduling
inferredcites →https://doi.org/10.1145/859618.859643openalex-snapshot
Performance analysis of the Alpha 21364-based HP GS1280 multiprocessor
inferredcites →https://doi.org/10.1145/996566.996749openalex-snapshot
Design and implementation of the POWER5™ microprocessor
inferredcites →https://doi.org/10.1147/rd.461.0005openalex-snapshot
POWER4 system microarchitecture
inferredcites →https://doi.org/10.18130/v37n35openalex-snapshot
Access Ordering and Effective Memory Bandwidth

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1109/ccece.2009.5090118openalex-snapshot
Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems
inferred← citeshttps://doi.org/10.1109/csse.2008.1297openalex-snapshot
GEMI: A High Performance and High Flexibility Memory Interface Architecture for Complex Embedded SOC
inferred← citeshttps://doi.org/10.1109/hpca.2007.346206openalex-snapshot
A Burst Scheduling Access Reordering Mechanism
inferred← citeshttps://doi.org/10.1109/hpca.2008.4658648openalex-snapshot
A comprehensive approach to DRAM power management
inferred← citeshttps://doi.org/10.1109/hpca.2008.4658649openalex-snapshot
Power-Efficient DRAM Speculation
inferred← citeshttps://doi.org/10.1109/hpca.2012.6168945openalex-snapshot
MORSE: Multi-objective reconfigurable self-optimizing memory scheduler
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835945openalex-snapshot
Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835961openalex-snapshot
Sprinkler: Maximizing resource utilization in many-chip solid state disks
inferred← citeshttps://doi.org/10.1109/iccad.2010.5654145openalex-snapshot
Hierarchical memory scheduling for multimedia MPSoCs
inferred← citeshttps://doi.org/10.1109/iccd.2008.4751890openalex-snapshot
Low-cost open-page prefetch scheduling in chip multiprocessors
inferred← citeshttps://doi.org/10.1109/icpp.2008.53openalex-snapshot
Memory Access Scheduling Schemes for Systems with Multi-Core Processors
inferred← citeshttps://doi.org/10.1109/icsamos.2008.4664865openalex-snapshot
A priority-expression-based burst scheduling of memory reordering access
inferred← citeshttps://doi.org/10.1109/ipdps.2009.5161013openalex-snapshot
Core-aware memory access scheduling schemes
inferred← citeshttps://doi.org/10.1109/isca.2008.15openalex-snapshot
3D-Stacked Memory Architectures for Multi-core Processors
inferred← citeshttps://doi.org/10.1109/isca.2008.21openalex-snapshot
Self-Optimizing Memory Controllers: A Reinforcement Learning Approach
inferred← citeshttps://doi.org/10.1109/isca.2008.7openalex-snapshot
Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems
inferred← citeshttps://doi.org/10.1109/isca.2012.6237035openalex-snapshot
Physically addressed queueing (PAQ): Improving parallelism in solid state disks
inferred← citeshttps://doi.org/10.1109/ispass.2006.1620800openalex-snapshot
Automatic testcase synthesis and performance model validation for highperformance PowerPC processors
inferred← citeshttps://doi.org/10.1109/micro.2006.32openalex-snapshot
Memory Prefetching Using Adaptive Stream Detection
inferred← citeshttps://doi.org/10.1109/micro.2008.4771791openalex-snapshot
Prefetch-Aware DRAM Controllers
inferred← citeshttps://doi.org/10.1109/pact.2011.71openalex-snapshot
Memory Architecture for Integrating Emerging Memory Technologies
inferred← citeshttps://doi.org/10.1109/tc.2010.108openalex-snapshot
Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors
inferred← citeshttps://doi.org/10.1109/trustcom.2011.136openalex-snapshot
Real-Time Scheduling for Phase Change Main Memory Systems
inferred← citeshttps://doi.org/10.1145/1314299.1314301openalex-snapshot
Memory scheduling for modern microprocessors
inferred← citeshttps://doi.org/10.1145/1394608.1382128openalex-snapshot
Parallelism-Aware Batch Scheduling
inferred← citeshttps://doi.org/10.1145/1394608.1382159openalex-snapshot
3D-Stacked Memory Architectures for Multi-core Processors
inferred← citeshttps://doi.org/10.1145/1394608.1382172openalex-snapshot
Self-Optimizing Memory Controllers
inferred← citeshttps://doi.org/10.1145/2366231.2337206openalex-snapshot
Physically addressed queueing (PAQ)
inferred← citeshttps://doi.org/10.1145/2435227.2435260openalex-snapshot
Timing effects of DDR memory systems in hard real-time multicore architectures
inferred← citeshttps://doi.org/10.1145/2597917.2597940openalex-snapshot
SAMO
inferred← citeshttps://doi.org/10.11606/d.55.2008.tde-18062008-110640openalex-snapshot
Avaliação de métricas para determinar o grau de heterogeneidade de sistemas computacionais
inferred← citeshttps://doi.org/10.48550/arxiv.1001.3781openalex-snapshot
An Architectural Approach for Decoding and Distributing Functions in FPUs in a Functional Processor System
inferred← citeshttps://doi.org/10.5821/dissertation-2117-94490openalex-snapshot
A Multi-core processor for hard real-time systems
showing the first 33 of 34 · page through all 34
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.