On the public citation graph
Proceedings of the 11th annual international symposium on Computer architecture - ISCA '84
0 signed · 187 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-1-4615-1613-2_10openalex-snapshot
Understanding the Impact of X86/NT Computing on Microarchitecture
inferred← citeshttps://doi.org/10.1007/978-3-319-03874-2_5openalex-snapshot
Performance Evaluation of Embedded Processor in MapReduce Cloud Computing Applications
inferred← citeshttps://doi.org/10.1007/978-3-319-11379-1_20openalex-snapshot
Quantitative Evaluation of Dynamic Platform Techniques as a Defensive Mechanism
inferred← citeshttps://doi.org/10.1007/978-3-319-96193-4_5openalex-snapshot
Parallel Processing of Graphs
inferred← citeshttps://doi.org/10.1007/978-3-540-78153-0_9openalex-snapshot
Self-aware Memory: Managing Distributed Memory in an Autonomous Multi-master Environment
inferred← citeshttps://doi.org/10.1007/978-3-642-25090-3_16openalex-snapshot
Many-Core Architecture Oriented Parallel Algorithm Design for Computer Animation
inferred← citeshttps://doi.org/10.1007/978-3-642-32548-9_22openalex-snapshot
Energy Efficiency Dependency Analysis for a Data Center
inferred← citeshttps://doi.org/10.1007/978-3-642-33500-6_2openalex-snapshot
MemcacheSQL A Scale-Out SQL Cache Engine
inferred← citeshttps://doi.org/10.1007/978-3-642-38908-5_2openalex-snapshot
Guardian: Hypervisor as Security Foothold for Personal Computers
inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_55openalex-snapshot
Power Management of Multicore Systems
inferred← citeshttps://doi.org/10.1007/bf03341992openalex-snapshot
A SSE-Based Implementation of a Ray Tracer for the Comparision with Coprocessors in Hybrid Computing System
inferred← citeshttps://doi.org/10.1007/s00450-012-0226-0openalex-snapshot
Computer using too much power? Give it a REST (Runtime Energy Saving Technology)
inferred← citeshttps://doi.org/10.1007/s11227-013-0939-2openalex-snapshot
Virtual machine consolidation based on interference modeling
inferred← citeshttps://doi.org/10.1007/s11227-013-0956-1openalex-snapshot
Analysis of virtual machine live-migration as a method for power-capping
inferred← citeshttps://doi.org/10.1007/s11227-013-0999-3openalex-snapshot
HybridPlan: a capacity planning technique for projecting storage requirements in hybrid storage systems
inferred← citeshttps://doi.org/10.1007/s11227-015-1608-4openalex-snapshot
Locality-aware data replication in the last-level cache for large scale multicores
inferred← citeshttps://doi.org/10.1007/s11265-015-1051-zopenalex-snapshot
OpenDwarfs: Characterization of Dwarf-Based Benchmarks on Fixed and Reconfigurable Architectures
inferred← citeshttps://doi.org/10.1007/s11432-016-0306-yopenalex-snapshot
HyBar: high efficient barrier synchronization based on a hybrid packet-circuit switching Network-on-Chip
inferred← citeshttps://doi.org/10.1007/s11704-013-2260-xopenalex-snapshot
A novel architecture for ahead branch prediction
inferred← citeshttps://doi.org/10.1016/b978-0-12-396528-8.00003-1openalex-snapshot
Quantifying IT Energy Efficiency
inferred← citeshttps://doi.org/10.1016/b978-0-12-802118-7.00002-9openalex-snapshot
From “Correct” to “Correct & Efficient”
inferred← citeshttps://doi.org/10.1016/b978-0-12-802459-1.00002-6openalex-snapshot
Reliable and power-aware architectures
inferred← citeshttps://doi.org/10.1016/b978-0-12-802459-1.00004-xopenalex-snapshot
Emerging resilience techniques for embedded devices
inferred← citeshttps://doi.org/10.1016/b978-0-12-802459-1.00005-1openalex-snapshot
Resilience for extreme scale computing
inferred← citeshttps://doi.org/10.1016/b978-0-12-803738-6.00023-9openalex-snapshot
Addressing hardware reliability challenges in general-purpose GPUs
inferred← citeshttps://doi.org/10.1016/b978-0-12-818279-6.00012-8openalex-snapshot
Traditional microarchitectures
inferred← citeshttps://doi.org/10.1016/b978-0-12-818279-6.00014-1openalex-snapshot
Applications, ASICs, and domain-specific architectures
inferred← citeshttps://doi.org/10.1016/b978-0-12-818279-6.00017-7openalex-snapshot
Case study of hardware implementation
inferred← citeshttps://doi.org/10.1016/bs.adcom.2017.04.004openalex-snapshot
Simple Operations in Memory to Reduce Data Movement
inferred← citeshttps://doi.org/10.1016/j.adhoc.2014.11.003openalex-snapshot
Plug4Green: A flexible energy-aware VM manager to fit data centre particularities
inferred← citeshttps://doi.org/10.1016/j.cag.2017.07.017openalex-snapshot
Energy-efficient global illumination algorithms for mobile devices using dynamic voltage and frequency scaling
inferred← citeshttps://doi.org/10.1016/j.comcom.2016.04.021openalex-snapshot
Smart Grid-aware scheduling in data centres
inferred← citeshttps://doi.org/10.1016/j.comnet.2019.04.030openalex-snapshot
Offline and online power aware resource allocation algorithms with migration and delay constraints
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2015.07.020openalex-snapshot
Use of proactive and reactive hotspot detection technique to reduce the number of virtual machine migration and energy consumption in cloud data center
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2015.09.023openalex-snapshot
A novel power efficient adaptive RED-based flow control mechanism for networks-on-chip
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2019.07.006openalex-snapshot
ReDup: A software-based method for detecting soft-error using data analysis
inferred← citeshttps://doi.org/10.1016/j.cose.2018.02.013openalex-snapshot
A dynamic per-context verification of kernel address integrity from external monitors
inferred← citeshttps://doi.org/10.1016/j.cpc.2016.04.006openalex-snapshot
Modern multicore and manycore architectures: Modelling, optimisation and benchmarking a multiblock CFD code
inferred← citeshttps://doi.org/10.1016/j.entcs.2018.03.034openalex-snapshot
Epistemic Uncertainty Propagation in Power Models
inferred← citeshttps://doi.org/10.1016/j.eswa.2014.03.039openalex-snapshot
Hybrid shuffled frog leaping algorithm for energy-efficient dynamic consolidation of virtual machines in cloud data centers
inferred← citeshttps://doi.org/10.1016/j.future.2019.03.028openalex-snapshot
LPCMsim: A Lightweight Phase Change Memory Simulator
inferred← citeshttps://doi.org/10.1016/j.jpdc.2012.08.005openalex-snapshot
Towards green data centers: A comparison of x86 and ARM architectures power efficiency
inferred← citeshttps://doi.org/10.1016/j.jpdc.2017.02.004openalex-snapshot
Dynamic and discrete cache insertion policies for managing shared last level caches in large multicores
inferred← citeshttps://doi.org/10.1016/j.jpdc.2018.11.012openalex-snapshot
A survey of architectural approaches for improving GPGPU performance, programmability and heterogeneity
inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.03.015openalex-snapshot
Energy efficient torus networks with on/off links
inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.04.021openalex-snapshot
Analyzing the performance/power tradeoff of the rCUDA middleware for future exascale systems
inferred← citeshttps://doi.org/10.1016/j.jss.2011.11.1010openalex-snapshot
EClass: An execution classification approach to improving the energy-efficiency of software via machine learning
inferred← citeshttps://doi.org/10.1016/j.jss.2016.09.047openalex-snapshot
PHash: A memory-efficient, high-performance key-value store for large-scale data-intensive applications
inferred← citeshttps://doi.org/10.1016/j.mejo.2022.105675openalex-snapshot
D-wash – A dynamic workload aware adaptive cache coherance protocol for multi-core processor system
inferred← citeshttps://doi.org/10.1016/j.micpro.2014.08.003openalex-snapshot
CRANarch: A feasible processor micro-architecture for Cloud Radio Access Network
inferred← citeshttps://doi.org/10.1016/j.micpro.2014.09.002openalex-snapshot
Model of a hybrid processor executing C++ with additional quantum functions
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.06.004openalex-snapshot
P-SOCRATES: A parallel software framework for time-critical many-core systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.06.005openalex-snapshot
ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy for data centers
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.11.020openalex-snapshot
Reconfigurable cache for real-time MPSoCs: Scheduling and implementation
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.11.013openalex-snapshot
MCAR: Non-local adaptive Network-on-Chip routing with message propagation of congestion information
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.11.015openalex-snapshot
Odd/Even Invert coding for phase change memory with thermal crosstalk
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.12.007openalex-snapshot
System implications of LLC MSHRs in scalable memory systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.12.009openalex-snapshot
A workload-aware flash translation layer enhancing performance and lifespan of TLC/SLC dual-mode flash memory in embedded systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.02.008openalex-snapshot
Virtual duplication and mapping prefetching for emerging storage primitives in NAND flash memory storage systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.10.002openalex-snapshot
Application-specific architectures for energy-efficient database query processing and optimization
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104658openalex-snapshot
Efficient mitigation technique for Black Hole router attack in Network-on-Chip
inferred← citeshttps://doi.org/10.1016/j.microrel.2020.114024openalex-snapshot
Predicting and mitigating single-event upsets in DRAM using HOTH
inferred← citeshttps://doi.org/10.1016/j.microrel.2021.114154openalex-snapshot
DLBF: A low overhead wear leveling algorithm for embedded systems with hybrid memory
inferred← citeshttps://doi.org/10.1016/j.parco.2013.11.003openalex-snapshot
CPU + GPU scheduling with asymptotic profiling
inferred← citeshttps://doi.org/10.1016/j.parco.2014.09.002openalex-snapshot
Derivation of optimal input parameters for minimizing execution time of matrix-based computations on a GPU
inferred← citeshttps://doi.org/10.1016/j.parco.2015.06.002openalex-snapshot
Improving last level shared cache performance through mobile insertion policies (MIP)
inferred← citeshttps://doi.org/10.1016/j.parco.2015.10.001openalex-snapshot
Self-tuning Intel Restricted Transactional Memory
inferred← citeshttps://doi.org/10.1016/j.parco.2017.05.004openalex-snapshot
Energy balance between voltage-frequency scaling and resilience for linear algebra routines on low-power multicore architectures
inferred← citeshttps://doi.org/10.1016/j.parco.2022.102904openalex-snapshot
Scalable communication for high-order stencil computations using CUDA-aware MPI
inferred← citeshttps://doi.org/10.1016/j.pbiomolbio.2015.03.003openalex-snapshot
Progress in studying intrinsically disordered proteins with atomistic simulations
inferred← citeshttps://doi.org/10.1016/j.sbi.2009.03.004openalex-snapshot
Long-timescale molecular dynamics simulations of protein structure and function
inferred← citeshttps://doi.org/10.1016/j.simpat.2013.01.006openalex-snapshot
A novel black-box simulation model methodology for predicting performance and energy consumption in commodity storage devices
inferred← citeshttps://doi.org/10.1016/j.suscom.2014.08.002openalex-snapshot
Temperature-aware adaptive power management: An analytical approach for joint processor and cooling mode selection
inferred← citeshttps://doi.org/10.1016/j.suscom.2017.10.017openalex-snapshot
Feasibility of using renewable energy to supply data centers in 60 ° north latitude
inferred← citeshttps://doi.org/10.1016/j.sysarc.2012.11.005openalex-snapshot
An effective cache scheduling scheme for improving the performance in multi-threaded processors
inferred← citeshttps://doi.org/10.1016/j.sysarc.2015.04.004openalex-snapshot
A control-based methodology for power-performance optimization in NoCs exploiting DVFS
inferred← citeshttps://doi.org/10.1016/j.sysarc.2016.07.003openalex-snapshot
Fine grained, direct access file system support for storage class memory
inferred← citeshttps://doi.org/10.1016/j.sysarc.2016.11.002openalex-snapshot
An energy-efficient encryption mechanism for NVM-based main memory in mobile systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2016.12.004openalex-snapshot
A selective protection scheme of applications using asymmetrically reliable caches
inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.101648openalex-snapshot
Dynamic reconfiguration of embedded-DRAM caches employing zero data detection based refresh optimisation
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102644openalex-snapshot
Hardware-assisted mechanisms to enforce control flow integrity: A comprehensive survey
inferred← citeshttps://doi.org/10.1016/j.vlsi.2007.12.002openalex-snapshot
Network-on-Chip design and synthesis outlook
inferred← citeshttps://doi.org/10.1016/j.vlsi.2022.03.002openalex-snapshot
A novel systolic array processor with dynamic dataflows
inferred← citeshttps://doi.org/10.1016/s0065-2458(03)61002-8openalex-snapshot
Efficient Architectural Design of High Performance Microprocessors
inferred← citeshttps://doi.org/10.1021/ar5002999openalex-snapshot
Markov State Models Provide Insights into Dynamic Modulation of Protein Function
inferred← citeshttps://doi.org/10.1093/nargab/lqad004openalex-snapshot
BLEND: a fast, memory-efficient and accurate mechanism to find fuzzy seed matches in genome analysis
inferred← citeshttps://doi.org/10.1109/hpca57654.2024.00080openalex-snapshot
Enterprise-Class Cache Compression Design
inferred← citeshttps://doi.org/10.1109/jva60410.2023.00019openalex-snapshot
Towards Zero-Carbon Data Movement at the HPC and Cloud Data Centers
inferred← citeshttps://doi.org/10.1117/12.3014462openalex-snapshot
Situational awareness on a graph: towards graph neural networks for spectrum analysis and battlefield management
inferred← citeshttps://doi.org/10.1145/1152649.1152653openalex-snapshot
Exploiting reference idempotency to reduce speculative storage overflow
inferred← citeshttps://doi.org/10.1145/1189256.1189258openalex-snapshot
Speculative execution in a distributed file system
inferred← citeshttps://doi.org/10.1145/1367045.1367059openalex-snapshot
ILP-Based energy minimization techniques for banked memories
inferred← citeshttps://doi.org/10.1145/1412228.1455262openalex-snapshot
Multiword atomic read/write registers on multiprocessor systems
inferred← citeshttps://doi.org/10.1145/2019608.2019612openalex-snapshot
Power gating strategies on GPUs
inferred← citeshttps://doi.org/10.1145/2501654.2501662openalex-snapshot
A survey of checker architectures
inferred← citeshttps://doi.org/10.1145/2541228.2555290openalex-snapshot
Temporal-based multilevel correlating inclusive cache replacement
inferred← citeshttps://doi.org/10.1145/2541228.2555304openalex-snapshot
Revisiting memory management on virtualized environments
inferred← citeshttps://doi.org/10.1145/2597917.2597920openalex-snapshot
Power availability provisioning in large data centers
inferred← citeshttps://doi.org/10.1145/2656341openalex-snapshot
Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection
inferred← citeshttps://doi.org/10.1145/2668119openalex-snapshot
Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs
inferred← citeshttps://doi.org/10.1145/2668128openalex-snapshot
Evaluating Phase Change Memory for Enterprise Storage Systems
inferred← citeshttps://doi.org/10.1145/2677038openalex-snapshot
Topological Characterization of Hamming and Dragonfly Networks and Its Implications on Routing
inferred← citeshttps://doi.org/10.1145/2678277openalex-snapshot
Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance
inferred← citeshttps://doi.org/10.1145/2699831openalex-snapshot
Marching-Based Wear-Leveling for PCM-Based Storage Systems
inferred← citeshttps://doi.org/10.1145/2820610openalex-snapshot
Improving Write Performance by Controlling Target Resistance Distributions in MLC PRAM
inferred← citeshttps://doi.org/10.1145/2870631openalex-snapshot
Designing Future Warehouse-Scale Computers for Sirius, an End-to-End Voice and Vision Personal Assistant
inferred← citeshttps://doi.org/10.1145/2971481openalex-snapshot
A Survey of Repair Analysis Algorithms for Memories
inferred← citeshttps://doi.org/10.1145/3075620openalex-snapshot
Decoupling Data Supply from Computation for Latency-Tolerant Communication in Heterogeneous Architectures
inferred← citeshttps://doi.org/10.1145/3090634openalex-snapshot
On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE
inferred← citeshttps://doi.org/10.1145/3093336.3037724openalex-snapshot
Hardware-Software Co-design to Mitigate DRAM Refresh Overheads
inferred← citeshttps://doi.org/10.1145/3094125openalex-snapshot
Energy-Efficiency Comparison of Multi-Layer Deposited Nanophotonic Crossbar Interconnects
inferred← citeshttps://doi.org/10.1145/3123939.3124541openalex-snapshot
Estimating and understanding architectural risk
inferred← citeshttps://doi.org/10.1145/3177965openalex-snapshot
Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels
inferred← citeshttps://doi.org/10.1145/3191821openalex-snapshot
Managing Heterogeneous Datacenters with Tokens
inferred← citeshttps://doi.org/10.1145/3192366.3192386openalex-snapshot
Enhancing computation-to-core assignment with physical location information
inferred← citeshttps://doi.org/10.1145/3203217.3203279openalex-snapshot
A prefetch-aware memory system for data access patterns in multimedia applications
inferred← citeshttps://doi.org/10.1145/3239564openalex-snapshot
Exploiting Internal Parallelism for Address Translation in Solid-State Drives
inferred← citeshttps://doi.org/10.1145/3296979.3192380openalex-snapshot
iReplayer: in-situ and identical record-and-replay for multithreaded applications
inferred← citeshttps://doi.org/10.1145/3296979.3192386openalex-snapshot
Enhancing computation-to-core assignment with physical location information
inferred← citeshttps://doi.org/10.1145/3296979.3192392openalex-snapshot
Write-rationing garbage collection for hybrid memories
inferred← citeshttps://doi.org/10.1145/3320346openalex-snapshot
Comprehensive Characterization of an Open Source Document Search Engine
inferred← citeshttps://doi.org/10.1145/3330152openalex-snapshot
Thread Batching for High-performance Energy-efficient GPU Memory Design
inferred← citeshttps://doi.org/10.1145/3352460.3358270openalex-snapshot
FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory
inferred← citeshttps://doi.org/10.1145/3362033openalex-snapshot
Toward Customized Hybrid Fuel-Cell and Battery-powered Mobile Device for Individual Users
inferred← citeshttps://doi.org/10.1145/3373376.3378506openalex-snapshot
Hurdle: Securing Jump Instructions Against Code Reuse Attacks
inferred← citeshttps://doi.org/10.1145/3404975openalex-snapshot
Towards on-node Machine Learning for Ultra-low-power Sensors Using Asynchronous Σ Δ Streams
inferred← citeshttps://doi.org/10.1145/3429440openalex-snapshot
Reducing Energy in GPGPUs through Approximate Trivial Bypassing
inferred← citeshttps://doi.org/10.1145/3457388.3458660openalex-snapshot
Dynamic row activation mechanism for multi-core systems
inferred← citeshttps://doi.org/10.1145/3458817.3476194openalex-snapshot
Hardware-supported remote persistence for distributed persistent memory
inferred← citeshttps://doi.org/10.1145/3462632openalex-snapshot
Monolithically Integrating Non-Volatile Main Memory over the Last-Level Cache
inferred← citeshttps://doi.org/10.1145/3477132.3483560openalex-snapshot
Formal Verification of a Multiprocessor Hypervisor on Arm Relaxed Memory Hardware
inferred← citeshttps://doi.org/10.1145/350853.350856openalex-snapshot
Value-based clock gating and operation packing
inferred← citeshttps://doi.org/10.1145/3558481.3591084openalex-snapshot
An Associativity Threshold Phenomenon in Set-Associative Caches
inferred← citeshttps://doi.org/10.1145/3575693.3578835openalex-snapshot
Pond: CXL-Based Memory Pooling Systems for Cloud Platforms
inferred← citeshttps://doi.org/10.1145/3577193.3593711openalex-snapshot
Roar: A Router Microarchitecture for In-network Allreduce
inferred← citeshttps://doi.org/10.1145/3582016.3582021openalex-snapshot
Mosaic Pages: Big TLB Reach with Small Pages
inferred← citeshttps://doi.org/10.1145/3582016.3582056openalex-snapshot
PipeSynth: Automated Synthesis of Microarchitectural Axioms for Memory Consistency
inferred← citeshttps://doi.org/10.1145/3597926.3598098openalex-snapshot
Catamaran: Low-Overhead Memory Safety Enforcement via Parallel Acceleration
inferred← citeshttps://doi.org/10.1145/3600006.3613147openalex-snapshot
FIFO queues are all you need for cache eviction
inferred← citeshttps://doi.org/10.1145/3605181.3626191openalex-snapshot
Enabling In-Vitro Serverless Systems Research
inferred← citeshttps://doi.org/10.1145/3606949openalex-snapshot
An Electro-Photonic System for Accelerating Deep Neural Networks
inferred← citeshttps://doi.org/10.1145/3611673openalex-snapshot
Mitigating Memory Wall Effects in CNN Engines with On-the-Fly Weights Generation
inferred← citeshttps://doi.org/10.1145/3613424.3614274openalex-snapshot
QuCT: A Framework for Analyzing Quantum Circuit by Extracting Contextual and Topological Features
inferred← citeshttps://doi.org/10.1145/3613424.3614295openalex-snapshot
McCore: A Holistic Management of High-Performance Heterogeneous Multicores
inferred← citeshttps://doi.org/10.1145/3613424.3623778openalex-snapshot
Affinity Alloc: Taming Not-So Near-Data Computing
inferred← citeshttps://doi.org/10.1145/3613424.3623780openalex-snapshot
Micro-Armed Bandit: Lightweight & Reusable Reinforcement Learning for Microarchitecture Decision-Making
inferred← citeshttps://doi.org/10.1145/3624062.3626079openalex-snapshot
Autotuning Apache TVM-based Scientific Applications Using Bayesian Optimization
inferred← citeshttps://doi.org/10.1145/3626957openalex-snapshot
Divergence Reduction in Monte Carlo Neutron Transport with On-GPU Asynchronous Scheduling
inferred← citeshttps://doi.org/10.1145/3641853openalex-snapshot
Tyche: An Efficient and General Prefetcher for Indirect Memory Accesses
inferred← citeshttps://doi.org/10.1145/3643813openalex-snapshot
Flow-Time Minimization for Timely Data Stream Processing in UAV-Aided Mobile Edge Computing
inferred← citeshttps://doi.org/10.1145/3659208openalex-snapshot
ReHarvest: An ADC Resource-Harvesting Crossbar Architecture for ReRAM-Based DNN Accelerators
inferred← citeshttps://doi.org/10.11606/t.55.2016.tde-28072016-140437openalex-snapshot
Metodologia de benchmark para avaliação de desempenho não-estacionária: um estudo de caso baseado em aplicações de computação em nuvem
inferred← citeshttps://doi.org/10.1177/0037549704044326openalex-snapshot
Speeding Up Architectural Simulations for High-Performance Processors
inferred← citeshttps://doi.org/10.1186/s13677-022-00307-4openalex-snapshot
Congestion aware low power on chip protocols with network on chip with cloud security
inferred← citeshttps://doi.org/10.3389/fgene.2021.615958openalex-snapshot
Enabling Genomics Pipelines in Commodity Personal Computers With Flash Storage
inferred← citeshttps://doi.org/10.37099/mtu.dc.etdr/1394openalex-snapshot
Eager Scheduling of Dependent Instructions
inferred← citeshttps://doi.org/10.37099/mtu.dc.etdr/589openalex-snapshot
Mitigating the Effect of Misspeculations in Superscalar Processors
inferred← citeshttps://doi.org/10.4108/eai.25-1-2019.159346openalex-snapshot
Adaptive Noise Injection against Side-Channel Attacks on ARM Platform
inferred← citeshttps://doi.org/10.5821/dissertation-2117-95048openalex-snapshot
Application of clustering analysis and sequence analysis on the performance analysis of parallel applications
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.