On the public citation graph

Address-Value Decoupling for Early Register Deallocation

https://doi.org/10.1109/icpp.2006.20
0 signed · 56 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/40.491460openalex-snapshot
The Mips R10000 superscalar microprocessor
inferredcites →https://doi.org/10.1109/40.755465openalex-snapshot
The Alpha 21264 microprocessor
inferredcites →https://doi.org/10.1109/hpca.1998.650557openalex-snapshot
Virtual-physical registers
inferredcites →https://doi.org/10.1109/hpca.2002.995719openalex-snapshot
Loose loops sink chips
inferredcites →https://doi.org/10.1109/hpca.2004.10011openalex-snapshot
Understanding Scheduling Replay Schemes
inferredcites →https://doi.org/10.1109/hpca.2005.3openalex-snapshot
A Small, Fast and Low-Power Register File by Bit-Partitioning
inferredcites →https://doi.org/10.1109/iccd.2003.1240865openalex-snapshot
Energy efficient asymmetrically ported register files
inferredcites →https://doi.org/10.1109/iccd.2004.1347895openalex-snapshot
Defining wakeup width for efficient dynamic scheduling
inferredcites →https://doi.org/10.1109/iccd.2004.1347965openalex-snapshot
Increasing processor performance through early register release
inferredcites →https://doi.org/10.1109/icpp.2002.1040854openalex-snapshot
Hardware schemes for early register release
inferredcites →https://doi.org/10.1109/isca.2004.1310783openalex-snapshot
Use-based register caching with decoupled indexing
inferredcites →https://doi.org/10.1109/ispass.2004.1291358openalex-snapshot
Dynamically reducing pressure on the physical register file through simple register sharing
inferredcites →https://doi.org/10.1109/micro.1992.697025openalex-snapshot
Register Traffic Analysis For Streamlining Inter-operation Communication In Fine-grain Parallel Processors
inferredcites →https://doi.org/10.1109/micro.1993.282742openalex-snapshot
The 16-fold way: a microparallel taxonomy
inferredcites →https://doi.org/10.1109/micro.1995.476839openalex-snapshot
Exploiting short-lived variables in superscalar processors
inferredcites →https://doi.org/10.1109/micro.1997.645804openalex-snapshot
Exploiting dead value information
inferredcites →https://doi.org/10.1109/micro.1998.742783openalex-snapshot
A novel renaming scheme to exploit value temporal locality through physical register reuse and unification
inferredcites →https://doi.org/10.1109/micro.2001.991122openalex-snapshot
Reducing the complexity of the register file in dynamic superscalar processors
inferredcites →https://doi.org/10.1109/micro.2002.1176234openalex-snapshot
Cherry: Checkpointed early resource recycling in out-of-order microprocessors
inferredcites →https://doi.org/10.1109/micro.2002.1176248openalex-snapshot
Reducing register ports for higher speed and lower energy
inferredcites →https://doi.org/10.1109/micro.2003.1253201openalex-snapshot
Exploiting value locality in physical register files
inferredcites →https://doi.org/10.1109/micro.2004.29openalex-snapshot
Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure
inferredcites →https://doi.org/10.1109/mm.2004.71openalex-snapshot
Continual flow pipelines: achieving resource-efficient latency tolerance
inferredcites →https://doi.org/10.1109/pact.1996.552666openalex-snapshot
A scalable register file architecture for dynamically scheduled processors
inferredcites →https://doi.org/10.1109/pact.2003.1238021openalex-snapshot
Reducing datapath energy through the isolation of short-lived operands
inferredcites →https://doi.org/10.1109/tc.2004.79openalex-snapshot
Late allocation and early release of physical registers
inferredcites →https://doi.org/10.1145/1024393.1024407openalex-snapshot
Continual flow pipelines
inferredcites →https://doi.org/10.1145/1028176.1006724openalex-snapshot
Use-Based Register Caching with Decoupled Indexing
inferredcites →https://doi.org/10.1145/1028176.1006728openalex-snapshot
Physical Register Inlining
inferredcites →https://doi.org/10.1145/144965.145818openalex-snapshot
Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors
inferredcites →https://doi.org/10.1145/268806.268810openalex-snapshot
The SimpleScalar tool set, version 2.0
inferredcites →https://doi.org/10.1145/339647.339708openalex-snapshot
Multiple-banked register file architectures
inferredcites →https://doi.org/10.1145/342001.339708openalex-snapshot
Multiple-banked register file architectures
inferredcites →https://doi.org/10.1145/782814.782839openalex-snapshot
Reducing register ports using delayed write-back queues and operand pre-fetch
inferredcites →https://doi.org/10.1145/782837.782839openalex-snapshot
Reducing register ports using delayed write-back queues and operand pre-fetch
inferredcites →https://doi.org/10.1145/859618.859627openalex-snapshot
Banked multiported register files for high-frequency superscalar microprocessors
inferredcites →https://doi.org/10.5555/255235.255288openalex-snapshot
Register renaming and dynamic speculation: an alternative approach
inferredcites →https://doi.org/10.5555/266800.266813openalex-snapshot
Exploiting dead value information
inferredcites →https://doi.org/10.5555/320080.320108openalex-snapshot
Delaying physical register allocation through virtual-physical registers
inferredcites →https://doi.org/10.5555/563998.564029openalex-snapshot
Reducing the complexity of the register file in dynamic superscalar processors
inferredcites →https://doi.org/10.5555/774861.774880openalex-snapshot
Reducing register ports for higher speed and lower energy
inferredcites →https://doi.org/10.5555/942806.943844openalex-snapshot
Reducing datapath energy through the isolation of short-lived operands
inferredcites →https://doi.org/10.5555/956417.956561openalex-snapshot
Exploiting value locality in physical register files
inferredcites →https://doi.org/10.82308/28612openalex-snapshot
Exploiting short-lived variables in superscalar processors

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.3906openalex-snapshot
A survey of techniques for designing and managing CPU register file
inferred← citeshttps://doi.org/10.1109/hpca47549.2020.00039openalex-snapshot
CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows
inferred← citeshttps://doi.org/10.1109/iccd.2009.5413149openalex-snapshot
Reducing register file size through instruction pre-execution enhanced by value prediction
inferred← citeshttps://doi.org/10.1109/icsamos.2008.4664864openalex-snapshot
A centralized cache miss driven technique to improve processor power dissipation
inferred← citeshttps://doi.org/10.1109/ipdps.2007.370237openalex-snapshot
Microarchitectural Support for Speculative Register Renaming
inferred← citeshttps://doi.org/10.1109/micro.2010.43openalex-snapshot
Register Cache System Not for Latency Reduction Purpose
inferred← citeshttps://doi.org/10.1109/tc.2010.85openalex-snapshot
Leveraging Register Windows to Reduce Physical Registers to the Bare Minimum
inferred← citeshttps://doi.org/10.1109/tc.2019.2936557openalex-snapshot
OverCome: Coarse-Grained Instruction Commit with Handover Register Renaming
inferred← citeshttps://doi.org/10.1109/tvlsi.2010.2064185openalex-snapshot
Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management
inferred← citeshttps://doi.org/10.1145/1327171.1327175openalex-snapshot
Data prefetching and address pre-calculation through instruction pre-execution with two-step physical register deallocation
inferred← citeshttps://doi.org/10.1587/transinf.e93.d.3294openalex-snapshot
Register File Size Reduction through Instruction Pre-Execution Incorporating Value Prediction
inferred← citeshttps://doi.org/10.2197/ipsjtrans.1.94openalex-snapshot
Two-Step Physical Register Deallocation for Data Prefetching and Address Pre-Calculation
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.