On the public citation graph
Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory
0 signed · 135 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/2.982916openalex-snapshot
Simics: A full system simulation platform
inferredcites →https://doi.org/10.1109/ecrts.2010.23openalex-snapshot
Making DRAM Refresh Predictable
inferredcites →https://doi.org/10.1109/hpca.2001.903260openalex-snapshot
DRAM energy management using software and hardware directed power mode control
inferredcites →https://doi.org/10.1109/isca.2008.21openalex-snapshot
Self-Optimizing Memory Controllers: A Reinforcement Learning Approach
inferredcites →https://doi.org/10.1109/isscc.2004.1332666openalex-snapshot
An 800MHz embedded DRAM with a concurrent refresh mode
inferredcites →https://doi.org/10.1109/jssc.2005.848019openalex-snapshot
An 800-MHz embedded DRAM with a concurrent refresh mode
inferredcites →https://doi.org/10.1109/micro.2007.13openalex-snapshot
Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs
inferredcites →https://doi.org/10.1109/micro.2007.38openalex-snapshot
A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs
inferredcites →https://doi.org/10.1145/1105734.1105747openalex-snapshot
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset
inferredcites →https://doi.org/10.1145/1186736.1186737openalex-snapshot
SPEC CPU2006 benchmark descriptions
inferredcites →https://doi.org/10.1145/1394608.1382172openalex-snapshot
Self-Optimizing Memory Controllers
inferredcites →https://doi.org/10.1145/383082.383118openalex-snapshot
Memory controller policies for DRAM power management
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/aelm.202200215openalex-snapshot
Forming‐Free Resistive Switching of Electrochemical Titanium Oxide Localized Nanostructures: Anodization, Chemical Composition, Nanoscale Size Effects, and Memristive Storage
inferred← citeshttps://doi.org/10.1007/978-3-031-01763-6openalex-snapshot
Innovations in the Memory System
inferred← citeshttps://doi.org/10.1007/978-3-319-27308-2_29openalex-snapshot
Superoptimizing Memory Subsystems for Multiple Objectives
inferred← citeshttps://doi.org/10.1007/978-981-13-0599-3_9openalex-snapshot
Reliability Issues in Flash-Memory-Based Solid-State Drives: Experimental Analysis, Mitigation, Recovery
inferred← citeshttps://doi.org/10.1007/978-981-13-2423-9_9openalex-snapshot
DearDRAM: Discard Weak Rows for Reducing DRAM’s Refresh Overhead
inferred← citeshttps://doi.org/10.1007/s11432-015-5352-4openalex-snapshot
Reducing DRAM refreshing in an error correction manner
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.01.010openalex-snapshot
Exploration of temperature-aware refresh schemes for 3D stacked eDRAM caches
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.11.007openalex-snapshot
Towards refresh-optimized EDRAM-based caches with a selective fine-grain round-robin refresh scheme
inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.101648openalex-snapshot
Dynamic reconfiguration of embedded-DRAM caches employing zero data detection based refresh optimisation
inferred← citeshttps://doi.org/10.1016/j.vlsi.2021.07.005openalex-snapshot
A novel low power hybrid cache using GC-EDRAM cells
inferred← citeshttps://doi.org/10.1109/access.2023.3299848openalex-snapshot
High-Performance and Power-Saving Mechanism for Page Activations Based on Full Independent DRAM Sub-Arrays in Multi-Core Systems
inferred← citeshttps://doi.org/10.1109/access.2024.3514377openalex-snapshot
Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
inferred← citeshttps://doi.org/10.1109/aspdac.2014.6742956openalex-snapshot
Scattered refresh: An alternative refresh mechanism to reduce refresh cycle time
inferred← citeshttps://doi.org/10.1109/ccgrid49817.2020.00-38openalex-snapshot
Increasing the Profit of Cloud Providers through DRAM Operation at Reduced Margins
inferred← citeshttps://doi.org/10.1109/dsn.2014.50openalex-snapshot
Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory
inferred← citeshttps://doi.org/10.1109/dsn.2015.58openalex-snapshot
AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems
inferred← citeshttps://doi.org/10.1109/hpca.2013.6522355openalex-snapshot
A case for Refresh Pausing in DRAM memory systems
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835946openalex-snapshot
Improving DRAM performance by parallelizing refreshes with accesses
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835947openalex-snapshot
CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835948openalex-snapshot
DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056056openalex-snapshot
Overcoming the challenges of crossbar resistive memory architectures
inferred← citeshttps://doi.org/10.1109/hpca.2016.7446093openalex-snapshot
Restore truncation for performance improvement in future DRAM systems
inferred← citeshttps://doi.org/10.1109/hpca47549.2020.00060openalex-snapshot
Charge-Aware DRAM Refresh Reduction with Value Transformation
inferred← citeshttps://doi.org/10.1109/hpcc-css-icess.2015.179openalex-snapshot
AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM
inferred← citeshttps://doi.org/10.1109/hpcc-smartcity-dss50907.2020.00024openalex-snapshot
CLOCK-RWRF: A Read-Write-Relative-Frequency Page Replacement Algorithm for PCM and DRAM of Hybrid Memory
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974727openalex-snapshot
Refresh Enabled Video Analytics (REVA): Implications on power and performance of DRAM supported embedded visual systems
inferred← citeshttps://doi.org/10.1109/icess.2016.17openalex-snapshot
A Novel Page Caching Policy for PCM and DRAM of Hybrid Memory Architecture
inferred← citeshttps://doi.org/10.1109/icpp.2016.26openalex-snapshot
ROP: Alleviating Refresh Overheads via Reviving the Memory System in Frozen Cycles
inferred← citeshttps://doi.org/10.1109/iiswc47752.2019.9041963openalex-snapshot
Workload-Aware DRAM Error Prediction using Machine Learning
inferred← citeshttps://doi.org/10.1109/inis.2015.69openalex-snapshot
Intelligent Vision Systems: Exploring the State-of-the-Art and Opportunities for the Future
inferred← citeshttps://doi.org/10.1109/isca.2012.6237001openalex-snapshot
RAIDR: Retention-aware intelligent DRAM refresh
inferred← citeshttps://doi.org/10.1109/isca.2012.6237002openalex-snapshot
PARDIS: A programmable memory controller for the DDRx interfacing standards
inferred← citeshttps://doi.org/10.1109/isca.2014.6853228openalex-snapshot
Reducing access latency of MLC PCMs through line striping
inferred← citeshttps://doi.org/10.1109/islped.2013.6629258openalex-snapshot
Compiler assisted dynamic register file in GPGPU
inferred← citeshttps://doi.org/10.1109/islped.2013.6629295openalex-snapshot
Coordinated refresh: Energy efficient techniques for DRAM refresh scheduling
inferred← citeshttps://doi.org/10.1109/isorc.2019.00015openalex-snapshot
The Colored Refresh Server for DRAM
inferred← citeshttps://doi.org/10.1109/ispass.2016.7482071openalex-snapshot
Addressing service interruptions in memory with thread-to-rank assignment
inferred← citeshttps://doi.org/10.1109/isqed.2015.7085426openalex-snapshot
Temperature aware refresh for DRAM performance improvement in 3D ICs
inferred← citeshttps://doi.org/10.1109/jproc.2017.2713127openalex-snapshot
Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives
inferred← citeshttps://doi.org/10.1109/mascots.2015.19openalex-snapshot
Alleviating DRAM Refresh Overhead Via Inter-rank Piggyback Caching
inferred← citeshttps://doi.org/10.1109/mc.2014.233openalex-snapshot
Adapting Server Systems for New Memory Technologies
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00035openalex-snapshot
DStress: Automatic Synthesis of DRAM Reliability Stress Viruses using Genetic Algorithms
inferred← citeshttps://doi.org/10.1109/micro56248.2022.00062openalex-snapshot
HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips
inferred← citeshttps://doi.org/10.1109/pact.2017.34openalex-snapshot
DrMP: Mixed Precision-Aware DRAM for High Performance Approximate and Precise Computing
inferred← citeshttps://doi.org/10.1109/pccc.2016.7820660openalex-snapshot
LAMS: A latency-aware memory scheduling policy for modern DRAM systems
inferred← citeshttps://doi.org/10.1109/rtss46320.2019.00023openalex-snapshot
The Colored Refresh Server for DRAM
inferred← citeshttps://doi.org/10.1109/rtss46320.2019.9199011openalex-snapshot
Hiding DRAM Refresh Overhead in Real-Time Cyclic Executives
inferred← citeshttps://doi.org/10.1109/tc.2015.2417540openalex-snapshot
DRAM Refresh Mechanisms, Penalties, and Trade-Offs
inferred← citeshttps://doi.org/10.1109/tc.2015.2417545openalex-snapshot
Energy-Efficient eDRAM-Based On-Chip Storage Architecture for GPGPUs
inferred← citeshttps://doi.org/10.1109/tc.2016.2617333openalex-snapshot
Refresh-Aware Write Recovery Memory Controller
inferred← citeshttps://doi.org/10.1109/tc.2017.2779151openalex-snapshot
Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM Based Main Memories
inferred← citeshttps://doi.org/10.1109/tc.2020.3033627openalex-snapshot
Revealing DRAM Operating GuardBands Through Workload-Aware Error Predictive Modeling
inferred← citeshttps://doi.org/10.1109/tpds.2017.2763141openalex-snapshot
Alleviating Memory Refresh Overhead via Data Compression for High Performance and Energy Efficiency
inferred← citeshttps://doi.org/10.1109/tvlsi.2016.2606085openalex-snapshot
Improving DRAM Performance in 3-D ICs via Temperature Aware Refresh
inferred← citeshttps://doi.org/10.1109/vlsid.2016.13openalex-snapshot
Massed Refresh: An Energy-Efficient Technique to Reduce Refresh Overhead in Hybrid Memory Cube Architectures
inferred← citeshttps://doi.org/10.1117/12.2205735openalex-snapshot
Hidden refresh scheme for dual-port gain cell eDRAM
inferred← citeshttps://doi.org/10.1145/2485922.2485927openalex-snapshot
Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems
inferred← citeshttps://doi.org/10.1145/2485922.2485952openalex-snapshot
An energy-efficient and scalable eDRAM-based register file architecture for GPGPU
inferred← citeshttps://doi.org/10.1145/2508148.2485927openalex-snapshot
Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems
inferred← citeshttps://doi.org/10.1145/2508148.2485952openalex-snapshot
An energy-efficient and scalable eDRAM-based register file architecture for GPGPU
inferred← citeshttps://doi.org/10.1145/2534393openalex-snapshot
Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh
inferred← citeshttps://doi.org/10.1145/2534845openalex-snapshot
A programmable memory controller for the DDRx interfacing standards
inferred← citeshttps://doi.org/10.1145/2579669openalex-snapshot
Refresh pausing in DRAM memory systems
inferred← citeshttps://doi.org/10.1145/2613908.2613919openalex-snapshot
Adaptive Compute-phase Prediction and Thread Prioritization to Mitigate Memory Access Latency
inferred← citeshttps://doi.org/10.1145/2678373.2665713openalex-snapshot
Reducing access latency of MLC PCMs through line striping
inferred← citeshttps://doi.org/10.1145/2818950.2818963openalex-snapshot
Achieving Yield, Density and Performance Effective DRAM at Extreme Technology Sizes
inferred← citeshttps://doi.org/10.1145/3037697.3037724openalex-snapshot
Hardware-Software Co-design to Mitigate DRAM Refresh Overheads
inferred← citeshttps://doi.org/10.1145/3093315.3037724openalex-snapshot
Hardware-Software Co-design to Mitigate DRAM Refresh Overheads
inferred← citeshttps://doi.org/10.1145/3093336.3037724openalex-snapshot
Hardware-Software Co-design to Mitigate DRAM Refresh Overheads
inferred← citeshttps://doi.org/10.1145/3093337.3037724openalex-snapshot
Hardware-Software Co-design to Mitigate DRAM Refresh Overheads
inferred← citeshttps://doi.org/10.1145/3123939.3123945openalex-snapshot
Detecting and mitigating data-dependent DRAM failures by exploiting current memory content
inferred← citeshttps://doi.org/10.1145/3132402.3132419openalex-snapshot
Using run-time reverse-engineering to optimize DRAM refresh
inferred← citeshttps://doi.org/10.1145/3309697.3331482openalex-snapshot
Demystifying Complex Workload-DRAM Interactions
inferred← citeshttps://doi.org/10.1145/3366708openalex-snapshot
Demystifying Complex Workload-DRAM Interactions
inferred← citeshttps://doi.org/10.1145/3565053.3565060openalex-snapshot
Hybrid Refresh: Improving DRAM Performance by Handling Weak Rows Smartly
inferred← citeshttps://doi.org/10.1184/r1/6468908.v1openalex-snapshot
Improving DRAM Performance by Parallelizing Refreshes with Accesses
inferred← citeshttps://doi.org/10.14801/jkiit.2018.16.10.27openalex-snapshot
A Pre-Refresh Technique for Improving DRAM Performance
inferred← citeshttps://doi.org/10.1504/ijhpsa.2012.050990openalex-snapshot
A survey of architectural techniques for DRAM power management
inferred← citeshttps://doi.org/10.1587/transele.e101.c.170openalex-snapshot
Energy-Efficient DRAM Selective Refresh Technique with Page Residence in a Memory Hierarchy of Hardware-Managed TLB
inferred← citeshttps://doi.org/10.18130/v3zr90openalex-snapshot
Addressing Processor Over-Provisioning on Large-Scale Multi-Core Platforms
inferred← citeshttps://doi.org/10.2200/s00933ed1v01y201906cac048openalex-snapshot
Innovations in the Memory System
inferred← citeshttps://doi.org/10.26599/tst.2019.9010077openalex-snapshot
RBC: A memory architecture for improved performance and energy efficiency
inferred← citeshttps://doi.org/10.3390/nano16130816openalex-snapshot
MRAM: A Versatile Non-Volatile Memory for Next-Generation Computing
inferred← citeshttps://doi.org/10.3929/ethz-b-000463029openalex-snapshot
Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators
inferred← citeshttps://doi.org/10.48550/arxiv.1601.06352openalex-snapshot
Reducing Performance Impact of DRAM Refresh by Parallelizing Refreshes with Accesses
inferred← citeshttps://doi.org/10.48550/arxiv.1602.00729openalex-snapshot
Heterogeneous-Reliability Memory: Exploiting Application-Level Memory Error Tolerance
inferred← citeshttps://doi.org/10.48550/arxiv.1805.01289openalex-snapshot
Reducing DRAM Refresh Overheads with Refresh-Access Parallelism
inferred← citeshttps://doi.org/10.48550/arxiv.1808.04016openalex-snapshot
Architectural Techniques for Improving NAND Flash Memory Reliability
inferred← citeshttps://doi.org/10.48550/arxiv.1902.07609openalex-snapshot
Understanding the Interactions of Workloads and DRAM Types: A Comprehensive Experimental Study
inferred← citeshttps://doi.org/10.48550/arxiv.2003.12448openalex-snapshot
Workload-Aware DRAM Error Prediction using Machine Learning
inferred← citeshttps://doi.org/10.5555/2648668.2648673openalex-snapshot
Compiler assisted dynamic register file in GPGPU
inferred← citeshttps://doi.org/10.5821/dissertation-2117-166153openalex-snapshot
Exploiting task-based programming models for resilience
inferred← citeshttps://doi.org/10.5821/dissertation-2117-95758openalex-snapshot
Cache memory design in the FinFET era
inferred← citeshttps://doi.org/10.6688/jise.2015.31.5.8openalex-snapshot
Exploiting Page Write Pattern for Power Management of Hybrid DRAM/PRAM Memory System.
inferred← citeshttps://doi.org/10.7936/k71v5c3zopenalex-snapshot
Application-Specific Memory Subsystems
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.