On the public citation graph
Composite Cores: Pushing Heterogeneity Into a Core
0 signed · 178 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/cicc.1998.695027openalex-snapshot
A low-power 16-bit multiplier-accumulator using series-regulated mixed swing techniques
inferredcites →https://doi.org/10.1109/hpca.2003.1183525openalex-snapshot
Dynamic data dependence tracking and its application to branch prediction
inferredcites →https://doi.org/10.1109/hpca.2008.4658633openalex-snapshot
System level analysis of fast, per-core DVFS using on-chip switching regulators
inferredcites →https://doi.org/10.1109/hpca.2012.6168942openalex-snapshot
Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips
inferredcites →https://doi.org/10.1109/hpca.2012.6169037openalex-snapshot
Dynamically heterogeneous cores through 3D resource pooling
inferredcites →https://doi.org/10.1109/isca.2001.937451openalex-snapshot
Power and energy reduction via pipeline balancing
inferredcites →https://doi.org/10.1109/isca.2004.1310764openalex-snapshot
Single-ISA heterogeneous multi-core architectures for multithreaded workload performance
inferredcites →https://doi.org/10.1109/isca.2005.36openalex-snapshot
Mitigating Amdahls Law through EPI Throttling
inferredcites →https://doi.org/10.1109/isca.2005.51openalex-snapshot
The Impact of Performance Asymmetry in Emerging Multicore Architectures
inferredcites →https://doi.org/10.1109/jssc.2011.2169309openalex-snapshot
A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS
inferredcites →https://doi.org/10.1109/mc.2003.1250883openalex-snapshot
Dynamically tuning processor resources with adaptive processing
inferredcites →https://doi.org/10.1109/mc.2008.209openalex-snapshot
Amdahl's Law in the Multicore Era
inferredcites →https://doi.org/10.1109/micro.2001.991108openalex-snapshot
Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources
inferredcites →https://doi.org/10.1109/micro.2003.1253185openalex-snapshot
Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction
inferredcites →https://doi.org/10.1109/micro.2004.12openalex-snapshot
Conjoined-Core Chip Multiprocessing
inferredcites →https://doi.org/10.1109/micro.2007.10openalex-snapshot
Optimal versus Heuristic Global Code Scheduling
inferredcites →https://doi.org/10.1109/micro.2007.41openalex-snapshot
Composable Lightweight Processors
inferredcites →https://doi.org/10.1117/12.359526openalex-snapshot
Methodology for the analysis of dynamic application parallelism and its application to reconfigurable computing
inferredcites →https://doi.org/10.1145/1028176.1006707openalex-snapshot
Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance
inferredcites →https://doi.org/10.1145/1080695.1069995openalex-snapshot
Mitigating Amdahl's Law through EPI Throttling
inferredcites →https://doi.org/10.1145/1080695.1070012openalex-snapshot
The Impact of Performance Asymmetry in Emerging Multicore Architectures
inferredcites →https://doi.org/10.1145/1152154.1152162openalex-snapshot
Core architecture optimization for heterogeneous chip multiprocessors
inferredcites →https://doi.org/10.1145/1508244.1508274openalex-snapshot
Accelerating critical section execution with asymmetric multi-core architectures
inferredcites →https://doi.org/10.1145/1555754.1555763openalex-snapshot
Dynamic MIPS rate stabilization in out-of-order processors
inferredcites →https://doi.org/10.1145/1755913.1755928openalex-snapshot
Bias scheduling in heterogeneous multi-core architectures
inferredcites →https://doi.org/10.1145/2000064.2000071openalex-snapshot
Virtualizing performance asymmetric multi-core systems
inferredcites →https://doi.org/10.1145/2086696.2086707openalex-snapshot
Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era
inferredcites →https://doi.org/10.1145/2150976.2151001openalex-snapshot
Bottleneck identification and scheduling in multithreaded applications
inferredcites →https://doi.org/10.1145/2366231.2337184openalex-snapshot
Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE)
inferredcites →https://doi.org/10.1145/360128.360153openalex-snapshot
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures
inferredcites →https://doi.org/10.1145/379240.379265openalex-snapshot
Power and energy reduction via pipeline balancing
inferredcites →https://doi.org/10.5555/1331699.1331733openalex-snapshot
Composable Lightweight Processors
inferredcites →https://doi.org/10.5555/563998.564011openalex-snapshot
Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-77610-1_16openalex-snapshot
A Tightly Coupled Heterogeneous Core with Highly Efficient Low-Power Mode
inferred← citeshttps://doi.org/10.1007/978-981-32-9767-8_58openalex-snapshot
Performance Modelling and Dynamic Scheduling on Heterogeneous-ISA Multi-core Architectures
inferred← citeshttps://doi.org/10.1007/s10617-024-09285-zopenalex-snapshot
Design and analysis of an adaptive radiation resilient RRAM subsystem for processing systems in satellites
inferred← citeshttps://doi.org/10.1007/s42979-021-00909-wopenalex-snapshot
Dynamic Scheduling for Heterogeneous Multicores
inferred← citeshttps://doi.org/10.1016/bs.adcom.2018.03.016openalex-snapshot
Dynamic Power Management for Dark Silicon Multicore Processors ☆ ☆Parts of this chapter describe the author's prior work in publications [1–3]. Consequently, some of the text and the figures in this chapter are adapted from these prior publications.
inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.01.007openalex-snapshot
On the maturity of parallel applications for asymmetric multi-core processors
inferred← citeshttps://doi.org/10.1016/j.suscom.2018.02.011openalex-snapshot
Impact of Cache Voltage Scaling on Energy-Time Pareto Frontier in Multicore Systems
inferred← citeshttps://doi.org/10.1080/09540091.2020.1758924openalex-snapshot
CASH: correlation-aware scheduling to mitigate soft error impact on heterogeneous multicores
inferred← citeshttps://doi.org/10.1109/access.2021.3110993openalex-snapshot
DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks
inferred← citeshttps://doi.org/10.1109/access.2022.3204664openalex-snapshot
Architecture and Application Co-Design for Beyond-FPGA Reconfigurable Acceleration Devices
inferred← citeshttps://doi.org/10.1109/acsd.2016.22openalex-snapshot
Asynchronous Dataflow De-Elastisation for Efficient Heterogeneous Synthesis
inferred← citeshttps://doi.org/10.1109/aspdac.2018.8297285openalex-snapshot
Power conversion efficiency-aware mapping of multithreaded applications on heterogeneous architectures: A comprehensive parameter tuning
inferred← citeshttps://doi.org/10.1109/candarw.2018.00026openalex-snapshot
Reduction of Instruction Increase Overhead by STRAIGHT Compiler
inferred← citeshttps://doi.org/10.1109/ccgrid.2014.75openalex-snapshot
CMcloud: Cloud Platform for Cost-Effective Offloading of Mobile Applications
inferred← citeshttps://doi.org/10.1109/euc.2015.36openalex-snapshot
Fast and Scalable Thread Migration for Multi-core Architectures
inferred← citeshttps://doi.org/10.1109/ewdts.2016.7807641openalex-snapshot
Performance modelling of heterogeneous ISA multicore architectures
inferred← citeshttps://doi.org/10.1109/fpt.2018.00077openalex-snapshot
An Area-Efficient Out-of-Order Soft-Core Processor Without Register Renaming
inferred← citeshttps://doi.org/10.1109/hipc.2015.37openalex-snapshot
FlexCore: A Reconfigurable Processor Supporting Flexible, Dynamic Morphing
inferred← citeshttps://doi.org/10.1109/hipc.2016.027openalex-snapshot
Telescoping Architectures: Evaluating Next-Generation Heterogeneous Computing
inferred← citeshttps://doi.org/10.1109/hotchips.2015.7477478openalex-snapshot
Under 100-cycle thread migration latency in a single-ISA heterogeneous multi-core processor
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056028openalex-snapshot
Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications
inferred← citeshttps://doi.org/10.1109/hpca.2017.12openalex-snapshot
Reliability-Aware Scheduling on Heterogeneous Multicore Processors
inferred← citeshttps://doi.org/10.1109/hpca.2018.00070openalex-snapshot
Power and Energy Characterization of an Open Source 25-Core Manycore Processor
inferred← citeshttps://doi.org/10.1109/hpca.2019.00026openalex-snapshot
Composite-ISA Cores: Enabling Multi-ISA Heterogeneity Using a Single ISA
inferred← citeshttps://doi.org/10.1109/hpca.2019.00037openalex-snapshot
Enhancing Server Efficiency in the Face of Killer Microseconds
inferred← citeshttps://doi.org/10.1109/hpcc64274.2024.00047openalex-snapshot
HIDC: Heterogeneous-ISA Dynamic Core
inferred← citeshttps://doi.org/10.1109/hpec.2014.7040986openalex-snapshot
A heterogeneous computing system with memristor-based neuromorphic accelerators
inferred← citeshttps://doi.org/10.1109/hpec.2015.7322447openalex-snapshot
Agile Condor: A scalable high performance embedded computing architecture
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657038openalex-snapshot
Rationale for a 3D heterogeneous multi-core processor
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657091openalex-snapshot
On dynamic polymorphing of a superscalar core for improving energy efficiency
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974710openalex-snapshot
The heterogeneous block architecture
inferred← citeshttps://doi.org/10.1109/iccd.2015.7357121openalex-snapshot
Online mechanism for reliability and power-efficiency management of a dynamically reconfigurable core
inferred← citeshttps://doi.org/10.1109/iccd.2016.7753254openalex-snapshot
Fast register consolidation and migration for heterogeneous multi-core processors
inferred← citeshttps://doi.org/10.1109/iccd.2017.28openalex-snapshot
Machine Learning-Based Approaches for Energy-Efficiency Prediction and Scheduling in Composite Cores Architectures
inferred← citeshttps://doi.org/10.1109/iccd.2017.30openalex-snapshot
H3 (Heterogeneity in 3D): A Logic-on-Logic 3D-Stacked Heterogeneous Multi-Core Processor
inferred← citeshttps://doi.org/10.1109/igcc.2017.8323570openalex-snapshot
Scheduling multithreaded applications onto heterogeneous composite cores architecture
inferred← citeshttps://doi.org/10.1109/igcc.2018.8752159openalex-snapshot
A Dynamic Programming Technique for Energy-Efficient Multicore Systems
inferred← citeshttps://doi.org/10.1109/ipdpsw63119.2024.00018openalex-snapshot
Heterogeneous Hyperthreading
inferred← citeshttps://doi.org/10.1109/isca.2014.6853205openalex-snapshot
EOLE: Paving the way for an effective implementation of value prediction
inferred← citeshttps://doi.org/10.1109/isca.2016.45openalex-snapshot
Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading
inferred← citeshttps://doi.org/10.1109/iscas.2015.7168559openalex-snapshot
The applications of memristor devices in next-generation cortical processor designs
inferred← citeshttps://doi.org/10.1109/ises58672.2023.00013openalex-snapshot
A Neural Network-Based Approach to Dynamic Core Morphing for AMPs
inferred← citeshttps://doi.org/10.1109/islped.2015.7273530openalex-snapshot
ReDEEM: A heterogeneous distributed microarchitecture for energy-efficient reliability
inferred← citeshttps://doi.org/10.1109/ispass.2015.7095808openalex-snapshot
A study of mobile device utilization
inferred← citeshttps://doi.org/10.1109/ispass.2016.7482098openalex-snapshot
Evaluating asymmetric multiprocessing for mobile applications
inferred← citeshttps://doi.org/10.1109/isvlsi.2013.6654621openalex-snapshot
A study on polymorphing superscalar processor dynamically to improve power efficiency
inferred← citeshttps://doi.org/10.1109/micro.2014.43openalex-snapshot
Execution Drafting: Energy Efficiency through Computation Deduplication
inferred← citeshttps://doi.org/10.1109/micro.2016.7783752openalex-snapshot
Chainsaw: Von-neumann accelerators to leverage fused instruction chains
inferred← citeshttps://doi.org/10.1109/micro.2018.00019openalex-snapshot
STRAIGHT: Hazardless Processor Architecture Without Register Renaming
inferred← citeshttps://doi.org/10.1109/micro.2018.00039openalex-snapshot
Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00060openalex-snapshot
CuttleSys: Data-Driven Resource Management for Interactive Services on Reconfigurable Multicores
inferred← citeshttps://doi.org/10.1109/microw.2012.18openalex-snapshot
Dynamic acceleration of multithreaded program critical paths in near-threshold systems
inferred← citeshttps://doi.org/10.1109/pact.2013.6618811openalex-snapshot
Jigsaw: scalable software-defined caches
inferred← citeshttps://doi.org/10.1109/pact.2013.6618815openalex-snapshot
Starchart: hardware and software optimization using recursive partitioning regression trees
inferred← citeshttps://doi.org/10.1109/patmos.2017.8106988openalex-snapshot
Empirical CPU power modelling and estimation in the gem5 simulator
inferred← citeshttps://doi.org/10.1109/samos.2014.6893220openalex-snapshot
Micro-architectural simulation of in-order and out-of-order ARM microprocessors with gem5
inferred← citeshttps://doi.org/10.1109/tc.2015.2428694openalex-snapshot
Bandwidth-Aware On-Line Scheduling in SMT Multicores
inferred← citeshttps://doi.org/10.1109/tc.2016.2608951openalex-snapshot
Thread Progress Equalization: Dynamically Adaptive Power-Constrained Performance Optimization of Multi-Threaded Applications
inferred← citeshttps://doi.org/10.1109/tc.2017.2770126openalex-snapshot
Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures
inferred← citeshttps://doi.org/10.1109/tc.2017.2779480openalex-snapshot
Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors
inferred← citeshttps://doi.org/10.1109/tcad.2020.3012169openalex-snapshot
ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture
inferred← citeshttps://doi.org/10.1109/tcsi.2016.2529279openalex-snapshot
Harmonica: A Framework of Heterogeneous Computing Systems With Memristor-Based Neuromorphic Computing Accelerators
inferred← citeshttps://doi.org/10.1109/tpds.2015.2430861openalex-snapshot
Exploring Heterogeneity within a Core for Improved Power Efficiency
inferred← citeshttps://doi.org/10.1109/tpds.2018.2854764openalex-snapshot
HeteroCore GPU to Exploit TLP-Resource Diversity
inferred← citeshttps://doi.org/10.1109/tsusc.2019.2911471openalex-snapshot
A Dynamic Programming Framework for DVFS-Based Energy-Efficiency in Multicore Systems
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2754272openalex-snapshot
An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2757477openalex-snapshot
PhLock: A Cache Energy Saving Technique Using Phase-Based Cache Locking
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2759219openalex-snapshot
ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling
inferred← citeshttps://doi.org/10.1109/tvlsi.2021.3111000openalex-snapshot
A Fast Cross-Layer Dynamic Power Estimation Method by Tracking Cycle-Accurate Activity Factors With Spark Streaming
inferred← citeshttps://doi.org/10.1109/ubmk.2019.8907005openalex-snapshot
iMODE (interactive MOod Detection Engine) Processor
inferred← citeshttps://doi.org/10.1109/vdat50263.2020.9190559openalex-snapshot
Classification based scheduling in Heterogeneous ISA Architectures
inferred← citeshttps://doi.org/10.1109/vlsi-soc.2013.6673275openalex-snapshot
Implementation of core coalition on FPGAs
inferred← citeshttps://doi.org/10.1109/vlsid.2016.93openalex-snapshot
Dynamic Reconfiguration vs. DVFS: A Comparative Study on Power Efficiency of Processors
inferred← citeshttps://doi.org/10.1109/vlsid60093.2024.00064openalex-snapshot
MIST: Many-ISA Scheduling Technique for Heterogeneous-ISA Architectures
inferred← citeshttps://doi.org/10.1109/vlsid64188.2025.00017openalex-snapshot
Lichen: Leveraging Coupled Heterogeneity
inferred← citeshttps://doi.org/10.1145/2451916.2451923openalex-snapshot
High performance and low power design techniques for ASIC and custom in nanometer technologies
inferred← citeshttps://doi.org/10.1145/2499901openalex-snapshot
Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores
inferred← citeshttps://doi.org/10.1145/2540708.2540746openalex-snapshot
Trace based phase prediction for tightly-coupled heterogeneous cores
inferred← citeshttps://doi.org/10.1145/2597917.2597932openalex-snapshot
Embracing heterogeneity with dynamic core boosting
inferred← citeshttps://doi.org/10.1145/2628071.2628078openalex-snapshot
Heterogeneous microarchitectures trump voltage scaling for low-power cores
inferred← citeshttps://doi.org/10.1145/2628071.2628124openalex-snapshot
A runtime support mechanism for fast mode switching of a self-morphing core for power efficiency
inferred← citeshttps://doi.org/10.1145/2693433.2693440openalex-snapshot
Micro-architectural simulation of embedded core heterogeneity with gem5 and McPAT
inferred← citeshttps://doi.org/10.1145/2742060.2742076openalex-snapshot
Phase-based Cache Locking for Embedded Systems
inferred← citeshttps://doi.org/10.1145/2749469.2750380openalex-snapshot
Exploring the potential of heterogeneous von neumann/dataflow execution models
inferred← citeshttps://doi.org/10.1145/2851613.2851742openalex-snapshot
Analysis of micro-architecture resources interference on multicore NUMA systems
inferred← citeshttps://doi.org/10.1145/2856125openalex-snapshot
A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors
inferred← citeshttps://doi.org/10.1145/2872362.2872412openalex-snapshot
Analyzing Behavior Specialized Acceleration
inferred← citeshttps://doi.org/10.1145/2872887.2750380openalex-snapshot
Exploring the potential of heterogeneous von neumann/dataflow execution models
inferred← citeshttps://doi.org/10.1145/2954679.2872412openalex-snapshot
Analyzing Behavior Specialized Acceleration
inferred← citeshttps://doi.org/10.1145/2954680.2872412openalex-snapshot
Analyzing Behavior Specialized Acceleration
inferred← citeshttps://doi.org/10.1145/2976739openalex-snapshot
Maximizing Heterogeneous Processor Performance Under Power Constraints
inferred← citeshttps://doi.org/10.1145/2980024.2872412openalex-snapshot
Analyzing Behavior Specialized Acceleration
inferred← citeshttps://doi.org/10.1145/3007787.3001183openalex-snapshot
Efficiently scaling out-of-order cores for simultaneous multithreading
inferred← citeshttps://doi.org/10.1145/3191821openalex-snapshot
Managing Heterogeneous Datacenters with Tokens
inferred← citeshttps://doi.org/10.1145/3307650.3322267openalex-snapshot
Post-silicon CPU adaptation made practical using machine learning
inferred← citeshttps://doi.org/10.1145/3368474.3368496openalex-snapshot
Energy Efficient Runahead Execution on a Tightly Coupled Heterogeneous Core
inferred← citeshttps://doi.org/10.1145/3466752.3480134openalex-snapshot
SparseAdapt: Runtime Control for Sparse Linear Algebra on a Reconfigurable Accelerator
inferred← citeshttps://doi.org/10.1145/3570611openalex-snapshot
Malcolm: Multi-agent Learning for Cooperative Load Management at Rack Scale
inferred← citeshttps://doi.org/10.1145/3676641.3715995openalex-snapshot
Energy-aware Scheduling and Input Buffer Overflow Prevention for Energy-harvesting Systems
inferred← citeshttps://doi.org/10.13021/mars/4616openalex-snapshot
Power and Performance Characterization of Splash2 Benchmarks on Heterogeneous Architecture
inferred← citeshttps://doi.org/10.1504/ijhpsa.2017.083641openalex-snapshot
CHILL: a system for fine-grained mapping of chained high impact long-latency load phases on tightly coupled heterogeneous multi-cores
inferred← citeshttps://doi.org/10.1587/elex.11.20140424openalex-snapshot
Swarm Processor System: hardware process scheduler based energy efficient multi-core system
inferred← citeshttps://doi.org/10.2197/ipsjtsldm.8.51openalex-snapshot
Heterogeneous Multi-core Architectures
inferred← citeshttps://doi.org/10.23919/date.2019.8714804openalex-snapshot
Dynamic Scheduling on Heterogeneous Multicores
inferred← citeshttps://doi.org/10.26599/tst.2020.9010012openalex-snapshot
More bang for your buck: Boosting performance with capped power consumption
inferred← citeshttps://doi.org/10.31274/td-20240617-143openalex-snapshot
Implementing a big.LITTLE architecture with architecturally diverse cores
inferred← citeshttps://doi.org/10.32657/10356/72031openalex-snapshot
Usage-pattern-based scheduling schemes for power optimization in multi-core systems
inferred← citeshttps://doi.org/10.3390/mi12030292openalex-snapshot
An Ultra-Low-Power Embedded Processor with Variable Micro-Architecture
inferred← citeshttps://doi.org/10.3390/s17091955openalex-snapshot
An Energy-Aware Runtime Management of Multi-Core Sensory Swarms
inferred← citeshttps://doi.org/10.3850/9783981537079_0253openalex-snapshot
Workload-aware Power Optimization Strategy for Asymmetric Multiprocessors
inferred← citeshttps://doi.org/10.3929/ethz-b-000519275openalex-snapshot
DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks
inferred← citeshttps://doi.org/10.48550/arxiv.1804.06462openalex-snapshot
Mage: Online Interference-Aware Scheduling in Multi-Scale Heterogeneous Systems
inferred← citeshttps://doi.org/10.48550/arxiv.1911.03364openalex-snapshot
AMOEBA: A Coarse Grained Reconfigurable Architecture for Dynamic GPU Scaling
inferred← citeshttps://doi.org/10.48550/arxiv.2008.00329openalex-snapshot
CuttleSys: Data-Driven Resource Management forInteractive Applications on Reconfigurable Multicores
inferred← citeshttps://doi.org/10.4995/thesis/10251/79081openalex-snapshot
Contention-Aware Scheduling for SMT Multicore Processors
inferred← citeshttps://doi.org/10.5555/2523721.2523743openalex-snapshot
A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors
inferred← citeshttps://doi.org/10.5555/2755753.2755812openalex-snapshot
Reducing energy consumption in microcontroller-based platforms with low design margin co-processors
inferred← citeshttps://doi.org/10.5555/3195638.3195698openalex-snapshot
CHAINSAW: von-neumann accelerators to leverage fused instruction chains
inferred← citeshttps://doi.org/10.5555/3201607.3201623openalex-snapshot
Power conversion efficiency-aware mapping of multithreaded applications on heterogeneous architectures: a comprehensive parameter tuning
inferred← citeshttps://doi.org/10.5821/dissertation-2117-125307openalex-snapshot
Exploiting asymmetric multi-core systems with flexible system software
inferred← citeshttps://doi.org/10.70675/0b9fc7bfz4e86z4607z84a8z89de20039278openalex-snapshot
Increasing the performance of superscalar processors through value prediction
inferred← citeshttps://doi.org/10.7251/els1418003lopenalex-snapshot
Energy Efficient Multi-Core Processing
inferred← citeshttps://doi.org/10.7275/65ww-py56openalex-snapshot
Online Management of Resilient and Power Efficient Multicore Processors
inferred← citeshttps://doi.org/10.7275/7516323openalex-snapshot
ADACORE: Achieving Energy Efficiency via Adaptive Core Morphing at Runtime
inferred← citeshttps://doi.org/10.7302/1405openalex-snapshot
Datacenter Architectures for the Microservices Era
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.